Xilinx / SDSoC_ExamplesLinks
☆84Updated 5 years ago
Alternatives and similar repositories for SDSoC_Examples
Users that are interested in SDSoC_Examples are comparing it to the libraries listed below
Sorting:
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- Xilinx Deep Learning IP☆92Updated 4 years ago
- Caffe to VHDL☆67Updated 5 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 7 years ago
- ☆44Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Updated last year
- PYNQ, Neural network Language model, Overlay☆108Updated 6 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆308Updated 4 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 6 years ago
- SDAccel Development Environment Tutorials☆109Updated 5 years ago
- ☆108Updated 6 years ago
- Board files to build Ultra 96 PYNQ image☆156Updated 7 months ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- Avnet Board Definition Files☆134Updated this week
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆182Updated 8 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 5 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- ☆118Updated 4 years ago
- A convolutional neural network implemented in hardware (verilog)☆159Updated 7 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆103Updated 7 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆162Updated 3 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 7 years ago
- ☆90Updated 5 years ago
- Design contest for DAC 2018☆17Updated 7 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago