Rodinia Benchmark Suite for OpenCL-based FPGAs
☆31Apr 11, 2023Updated 3 years ago
Alternatives and similar repositories for rodinia_fpga
Users that are interested in rodinia_fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Spector: An OpenCL FPGA Benchmark Suite☆49Feb 2, 2019Updated 7 years ago
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Oct 8, 2018Updated 7 years ago
- Extracts static code features from opencl kernels to be used for machine learning.☆10Apr 30, 2021Updated 4 years ago
- Networking Template Library for Vivado HLS☆29Jul 12, 2020Updated 5 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Mar 1, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Stencil with Optimized Dataflow Architecture Compiler☆17May 4, 2020Updated 5 years ago
- Synthesizable Higher-Order Functions (Patterns) for C++☆17Oct 3, 2018Updated 7 years ago
- The implementation of HawkEye, our research system: "HawkEye: Efficient Fine-grained OS Support for Huge Pages" from ASPLOS 2019.☆21Aug 5, 2021Updated 4 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆338Jan 20, 2025Updated last year
- ☆24Nov 10, 2020Updated 5 years ago
- A new memory mapping interface for efficient direct user-space access to byte-addressable storage, published in MICRO2022.☆15Sep 29, 2022Updated 3 years ago
- SDAccel Examples☆362May 20, 2022Updated 3 years ago
- Learn and build GPU RTL from scratch☆20Aug 1, 2025Updated 8 months ago
- FACE: Fast and Customizable Sorting Accelerator☆11Sep 6, 2016Updated 9 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Memory System Microbenchmarks☆64Feb 9, 2023Updated 3 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Jan 28, 2025Updated last year
- An Attention Superoptimizer☆22Jan 20, 2025Updated last year
- An FPGA NES emulator designed by a high level synthesis (HLS)☆16Jun 11, 2017Updated 8 years ago
- A domain-specific language and compiler for image processing☆78Mar 20, 2021Updated 5 years ago
- Provides an SSH server that enables rcon connections to configured game servers☆11Jul 24, 2019Updated 6 years ago
- ☆20Mar 25, 2019Updated 7 years ago
- Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"☆21Oct 31, 2020Updated 5 years ago
- ☆30Apr 26, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 5 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 9 years ago
- Towards Hardware and Software Continuous Integration☆13Jun 8, 2020Updated 5 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- The codebase that computed the Ninth Dedekind Number☆14Jan 18, 2026Updated 3 months ago
- The OpenDwarfs project provides a benchmark suite consisting of different computation/communication idioms, i.e., dwarfs, for state-of-ar…☆101Sep 18, 2019Updated 6 years ago
- Updated version of the XUP Workshops☆18Aug 10, 2018Updated 7 years ago
- MLIR tools and dialect for GraphBLAS☆18Mar 30, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆382Jan 20, 2025Updated last year
- ☆24Apr 20, 2024Updated 2 years ago
- Simple UART implementation in VHDL☆12Sep 10, 2015Updated 10 years ago
- Rich editor for SDFGs with included profiling and debugging, static analysis, and interactive optimization.☆22Dec 9, 2025Updated 4 months ago
- This is the PyNN code used in the paper titled "Multilayer Spiking Neural Network for audio samples classification using SpiNNaker", whic…☆32Dec 7, 2021Updated 4 years ago
- ☆23Nov 29, 2022Updated 3 years ago
- Pricing derivatives using the explicit finite-difference method☆13Jul 15, 2016Updated 9 years ago