fpga-opencl-benchmarks / rodinia_fpgaLinks
Rodinia Benchmark Suite for OpenCL-based FPGAs
☆31Updated 2 years ago
Alternatives and similar repositories for rodinia_fpga
Users that are interested in rodinia_fpga are comparing it to the libraries listed below
Sorting:
- Spector: An OpenCL FPGA Benchmark Suite☆49Updated 6 years ago
- ☆88Updated 2 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 6 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 3 years ago
- FPGA version of Rodinia in HLS C/C++☆40Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Next generation CGRA generator☆118Updated last week
- ☆82Updated 10 months ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 5 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Updated last year
- ☆30Updated 6 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆36Updated 10 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 10 months ago
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Updated 7 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Updated 2 years ago
- ☆17Updated 2 years ago
- ☆87Updated last year
- Floating point modules for CHISEL☆32Updated 11 years ago
- DASS HLS Compiler☆29Updated 2 years ago