fpga-opencl-benchmarks / rodinia_fpgaLinks
Rodinia Benchmark Suite for OpenCL-based FPGAs
☆31Updated 2 years ago
Alternatives and similar repositories for rodinia_fpga
Users that are interested in rodinia_fpga are comparing it to the libraries listed below
Sorting:
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- ☆88Updated 2 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- Spector: An OpenCL FPGA Benchmark Suite☆48Updated 6 years ago
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Updated 6 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Updated 11 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- FPGA version of Rodinia in HLS C/C++☆38Updated 4 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆34Updated 5 months ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- ☆29Updated 6 years ago
- Next generation CGRA generator☆112Updated last week
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 7 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 5 months ago
- ☆92Updated last year
- ☆46Updated last year
- ☆86Updated last year