Rodinia Benchmark Suite for OpenCL-based FPGAs
☆31Apr 11, 2023Updated 2 years ago
Alternatives and similar repositories for rodinia_fpga
Users that are interested in rodinia_fpga are comparing it to the libraries listed below
Sorting:
- Spector: An OpenCL FPGA Benchmark Suite☆49Feb 2, 2019Updated 7 years ago
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 5 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- Networking Template Library for Vivado HLS☆28Jul 12, 2020Updated 5 years ago
- BLAS implementation for Intel FPGA☆78Nov 18, 2020Updated 5 years ago
- BiSUNA framework specialized to compile for the Xilinx Alveo U50☆13Dec 3, 2020Updated 5 years ago
- ☆14Feb 14, 2022Updated 4 years ago
- ☆24Apr 20, 2024Updated last year
- An Attention Superoptimizer☆22Jan 20, 2025Updated last year
- Learn and build GPU RTL from scratch☆18Aug 1, 2025Updated 7 months ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Mar 1, 2022Updated 4 years ago
- SDAccel Examples☆361May 20, 2022Updated 3 years ago
- Multi-armed bandit algorithm with tensorflow and 11 policies☆16Dec 27, 2022Updated 3 years ago
- Xilinx Alveo Graph Analytics Product repository☆14May 18, 2022Updated 3 years ago
- MLIR tools and dialect for GraphBLAS☆18Mar 30, 2022Updated 3 years ago
- Synthesizable Higher-Order Functions (Patterns) for C++☆17Oct 3, 2018Updated 7 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17May 4, 2020Updated 5 years ago
- ☆14Sep 27, 2021Updated 4 years ago
- ☆17Sep 15, 2021Updated 4 years ago
- OPAE porting to Xilinx FPGA devices.☆39Aug 5, 2020Updated 5 years ago
- DAMON-based Optimal Operation Schemes☆17Sep 5, 2024Updated last year
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆24Jun 27, 2023Updated 2 years ago
- ☆20Nov 12, 2025Updated 3 months ago
- 32-bit RISC processor☆23Jan 7, 2019Updated 7 years ago
- Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.☆19Mar 21, 2022Updated 3 years ago
- ☆14Jul 28, 2016Updated 9 years ago
- ICML2017 MEC: Memory-efficient Convolution for Deep Neural Network C++实现(非官方)☆17Apr 9, 2019Updated 6 years ago
- CHO is a benchmark suite for OpenCL FPGA Accelerators☆19Jun 18, 2017Updated 8 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆335Jan 20, 2025Updated last year
- The accelerometer analytical model published in ASPLOS 2020 (Accelerometer: Understanding Acceleration Opportunities forData Center Overh…☆16Jan 18, 2020Updated 6 years ago
- Kernel Machine Library - fast GPU SVM in.net. Implemented kernels on CPU and GPU (Linear,RBF,Chi-Square,Exp Chi-Square). Library includes…☆27Mar 31, 2017Updated 8 years ago
- C++ RTL simulator for EIE(https://arxiv.org/abs/1602.01528)☆24Mar 17, 2021Updated 4 years ago
- The implementation of HawkEye, our research system: "HawkEye: Efficient Fine-grained OS Support for Huge Pages" from ASPLOS 2019.☆21Aug 5, 2021Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆52Mar 14, 2023Updated 2 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Oct 9, 2020Updated 5 years ago
- ☆22Feb 18, 2025Updated last year
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Jan 28, 2025Updated last year
- Memory System Microbenchmarks☆65Feb 9, 2023Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆64Oct 14, 2025Updated 4 months ago