Rodinia Benchmark Suite for OpenCL-based FPGAs
☆31Apr 11, 2023Updated 3 years ago
Alternatives and similar repositories for rodinia_fpga
Users that are interested in rodinia_fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Oct 8, 2018Updated 7 years ago
- Networking Template Library for Vivado HLS☆29Jul 12, 2020Updated 5 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Mar 1, 2022Updated 4 years ago
- BLAS implementation for Intel FPGA☆78Nov 18, 2020Updated 5 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17May 4, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Synthesizable Higher-Order Functions (Patterns) for C++☆17Oct 3, 2018Updated 7 years ago
- ☆17Sep 15, 2021Updated 4 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- The implementation of HawkEye, our research system: "HawkEye: Efficient Fine-grained OS Support for Huge Pages" from ASPLOS 2019.☆21Aug 5, 2021Updated 4 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆341Jan 20, 2025Updated last year
- A new memory mapping interface for efficient direct user-space access to byte-addressable storage, published in MICRO2022.☆16Sep 29, 2022Updated 3 years ago
- SDAccel Examples☆360May 20, 2022Updated 4 years ago
- Learn and build GPU RTL from scratch☆22Aug 1, 2025Updated 10 months ago
- FACE: Fast and Customizable Sorting Accelerator☆11Sep 6, 2016Updated 9 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Memory System Microbenchmarks☆64Feb 9, 2023Updated 3 years ago
- An Attention Superoptimizer☆22Jan 20, 2025Updated last year
- FPGA version of Rodinia in HLS C/C++☆42Dec 24, 2020Updated 5 years ago
- A domain-specific language and compiler for image processing☆78Mar 20, 2021Updated 5 years ago
- Provides an SSH server that enables rcon connections to configured game servers☆11Jul 24, 2019Updated 6 years ago
- ☆20Mar 25, 2019Updated 7 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆173Nov 7, 2023Updated 2 years ago
- Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"☆22Oct 31, 2020Updated 5 years ago
- ☆30Apr 26, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 5 years ago
- Sample program to compare calculation performance between CPU and GPU☆16Oct 27, 2016Updated 9 years ago
- ☆15Jul 28, 2016Updated 9 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago
- Towards Hardware and Software Continuous Integration☆13Jun 8, 2020Updated 6 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- FPGA acceleration of arbitrary precision floating point computations.☆41May 17, 2022Updated 4 years ago
- The OpenDwarfs project provides a benchmark suite consisting of different computation/communication idioms, i.e., dwarfs, for state-of-ar…☆102Sep 18, 2019Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Bypassd is a novel I/O architecture that provides low latency access to shared SSDs.☆23May 14, 2025Updated last year
- ☆14Feb 14, 2022Updated 4 years ago
- Updated version of the XUP Workshops☆18Aug 10, 2018Updated 7 years ago
- MLIR tools and dialect for GraphBLAS☆18Mar 30, 2022Updated 4 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆386Jan 20, 2025Updated last year
- ☆24Apr 20, 2024Updated 2 years ago
- Simple UART implementation in VHDL☆11Sep 10, 2015Updated 10 years ago