aeonstasis / sssp-fpga
Single-source shortest paths accelerated with AWS F1 FPGA
☆14Updated 6 years ago
Alternatives and similar repositories for sssp-fpga:
Users that are interested in sssp-fpga are comparing it to the libraries listed below
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 2 months ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Updated 5 months ago
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 4 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- ☆86Updated 2 years ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆51Updated 4 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆47Updated 9 months ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆19Updated 4 years ago
- Verilog Content Addressable Memory Module☆104Updated 3 years ago
- ☆57Updated last year
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Updated 9 years ago
- Hybrid Threading Tool Set☆15Updated 4 years ago
- CAPI SNAP Framework Hardware and Software☆110Updated 3 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 7 years ago
- Project repo for the POSH on-chip network generator☆45Updated last month
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆17Updated 6 years ago
- ☆23Updated 3 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆65Updated 6 years ago
- Alveo Versal Example Design☆40Updated 2 months ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Updated 6 years ago
- HLS-based Graph Processing Framework on FPGAs☆144Updated 2 years ago
- ☆44Updated 4 years ago
- SDAccel Development Environment Tutorials☆108Updated 5 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆22Updated 3 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆78Updated 3 years ago
- The Task Parallel System Composer (TaPaSCo)☆108Updated 3 months ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆68Updated 7 months ago