aeonstasis / sssp-fpgaLinks
Single-source shortest paths accelerated with AWS F1 FPGA
☆14Updated 7 years ago
Alternatives and similar repositories for sssp-fpga
Users that are interested in sssp-fpga are comparing it to the libraries listed below
Sorting:
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 11 months ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆134Updated 4 years ago
- VNx: Vitis Network Examples☆156Updated 4 months ago
- Caribou: Distributed Smart Storage built with FPGAs☆68Updated 7 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆227Updated last year
- Distributed Accelerator OS☆63Updated 3 years ago
- Recipe for FPGA cooking☆309Updated last year
- SDAccel Development Environment Tutorials☆109Updated 5 years ago
- CAPI SNAP Framework Hardware and Software☆110Updated 4 years ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆49Updated 5 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Updated last year
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆73Updated last year
- AMD OpenNIC driver includes the Linux kernel driver☆71Updated last year
- Spector: An OpenCL FPGA Benchmark Suite☆49Updated 6 years ago
- Connectal is a framework for software-driven hardware development.☆176Updated 2 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆320Updated this week
- pcie-bench code for NetFPGA/VCU709 cards☆43Updated 7 years ago
- ☆88Updated 3 years ago
- ☆47Updated 5 years ago
- AMD OpenNIC Shell includes the HDL source files☆135Updated last year
- The Task Parallel System Composer (TaPaSCo)☆116Updated 3 weeks ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated 2 years ago
- Open Programmable Acceleration Engine☆268Updated 5 months ago
- ☆48Updated 6 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- This repo contains the Limago code☆90Updated 8 months ago
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 5 years ago
- ☆27Updated 4 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- Simple hash table on Verilog (SystemVerilog)☆51Updated 9 years ago