Single-source shortest paths accelerated with AWS F1 FPGA
☆14May 2, 2018Updated 8 years ago
Alternatives and similar repositories for sssp-fpga
Users that are interested in sssp-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Graph accelerator on FPGAs and ASICs☆11Aug 16, 2018Updated 8 years ago
- Hybrid Threading Tool Set☆15Sep 24, 2020Updated 6 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 11 years ago
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆19Dec 11, 2018Updated 7 years ago
- This is an ERC20 implementation that prevents sandwich attacks (MEV) by implementing a 3 minute cooldown on all buys/transfers. There is …☆11May 21, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- ☆10Oct 16, 2014Updated 12 years ago
- ☆29Feb 2, 2017Updated 9 years ago
- My slides☆12Apr 28, 2020Updated 6 years ago
- A disaggregated memory orchestration system that virtualizes cluster wide memory to scale data intensive, large memory workloads in virtu…☆13Apr 26, 2019Updated 7 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 10 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- Latest version of GoFFish Distributed Graph Processing Platforms☆12Apr 30, 2018Updated 8 years ago
- An efficient storage system for concurrent graph processing☆10Feb 1, 2021Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- ☆12Dec 17, 2023Updated 2 years ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 8 years ago
- HPC Implementation of dynamic microtubules calculations on CPU, GPU and FPGA Platforms☆12Nov 1, 2017Updated 8 years ago
- Simple extension to export snippets to org-mode and vice versa☆13Jan 11, 2021Updated 5 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 11 years ago
- ☆13Aug 10, 2014Updated 12 years ago
- A collection of useful scripts for creating various disk and fs topologies☆11Jun 19, 2025Updated last year
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 7 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A VHDL implementation of SipHash☆13Feb 19, 2015Updated 11 years ago
- ☆17Aug 16, 2023Updated 3 years ago
- Live preview by any shell command while editing☆15Dec 15, 2023Updated 2 years ago
- math learning notes in orgmode☆13Aug 5, 2016Updated 10 years ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated 2 years ago
- Bitstream Fault Analysis Tool☆16Jul 17, 2023Updated 3 years ago
- Preview character when executing `goto-char` command☆12Jun 19, 2026Updated 4 months ago
- Powershell script to switch between logged in battlenet accounts☆10Sep 8, 2018Updated 8 years ago
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Reference implementations of the GIMLI permutation☆15Jul 9, 2017Updated 9 years ago
- vim-like text objects implementation for emacs☆11Jun 19, 2010Updated 16 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 9 years ago
- Out-of-core graph processing on a single machine.☆131May 7, 2018Updated 8 years ago
- An FPGA-CPU co-design framework for accelerating software NFs (Network Functions) with Intel DPDK☆13May 27, 2020Updated 6 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 6 years ago