gengyl08 / NetFPGA-10GLinks
Yilong's NetFPGA-10G Repo
☆12Updated 10 years ago
Alternatives and similar repositories for NetFPGA-10G
Users that are interested in NetFPGA-10G are comparing it to the libraries listed below
Sorting:
- Verilog Content Addressable Memory Module☆113Updated 3 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆22Updated 2 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- This repo contains the Limago code☆90Updated 7 months ago
- understanding of cocotb (In Chinese Only)☆20Updated 6 months ago
- ☆26Updated 4 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆54Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 4 months ago
- NVMe Controller featuring Hardware Acceleration☆99Updated 4 years ago
- Ethernet switch implementation written in Verilog☆56Updated 2 years ago
- ☆79Updated 11 years ago
- The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.☆54Updated 7 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 3 years ago
- ☆70Updated 4 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Updated 7 months ago
- Verilog Ethernet Switch (layer 2)☆50Updated 2 years ago
- Open-Channel Open-Way Flash Controller☆20Updated 4 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Updated 7 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆70Updated 11 months ago
- Ethernet interface modules for Cocotb☆72Updated 3 months ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Updated 6 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆46Updated 2 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆25Updated 3 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆34Updated 6 years ago
- ☆80Updated 3 years ago
- Public release☆58Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 2 years ago
- AMD OpenNIC Shell includes the HDL source files☆135Updated 11 months ago