Huawei / fpga-accel
The official repository of the local FPGA Development Kit.
☆17Updated 5 years ago
Related projects: ⓘ
- ☆16Updated 4 years ago
- Public resources available for Xilinx MPSOC+ and SDSOC hardware☆16Updated 7 years ago
- DyRACT Open Source Repository☆16Updated 8 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆11Updated 10 months ago
- ☆25Updated 2 years ago
- ☆10Updated 6 years ago
- PCIe DMA Subsystem based on Xilinx XAPP1171☆45Updated last year
- An HLS-synthesizable Dynamic Memory Manager for FPGAs☆10Updated 2 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆14Updated last month
- Obsolete repository of official HUAWEI CLOUD FPGA Development Kit //github.com/huaweicloud/huaweicloud-fpga☆26Updated 5 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated last year
- ☆24Updated 4 years ago
- ☆12Updated 3 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆38Updated 8 years ago
- ☆17Updated 6 years ago
- The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.☆50Updated 5 years ago
- Linux kernel driver for memory mapped PCIe - FPGA communication.☆75Updated 9 years ago
- Computational Storage Device based on the open source project OpenSSD.☆18Updated 3 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆25Updated 7 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆13Updated 4 years ago
- ☆13Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆28Updated 6 months ago
- Xilinx Soft-IP HDMI Rx/Tx core Linux drivers☆35Updated 3 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆32Updated 7 months ago
- ☆15Updated 8 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)☆19Updated 6 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆11Updated 8 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆16Updated 6 months ago