The official repository of the local FPGA Development Kit.
☆19Apr 30, 2019Updated 6 years ago
Alternatives and similar repositories for fpga-accel
Users that are interested in fpga-accel are comparing it to the libraries listed below
Sorting:
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- Computational Storage Device based on the open source project OpenSSD.☆30Oct 25, 2020Updated 5 years ago
- The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.☆56Nov 29, 2018Updated 7 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- High-througput logic analyzer for FPGA☆16Oct 8, 2020Updated 5 years ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 2 months ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Dec 7, 2017Updated 8 years ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated last year
- ☆21Dec 9, 2018Updated 7 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 7 years ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆23Oct 29, 2025Updated 4 months ago
- ☆16Jun 12, 2013Updated 12 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆26Oct 15, 2023Updated 2 years ago
- Qt Automotive HMI framework☆20May 25, 2017Updated 8 years ago
- PCIe DMA Subsystem based on Xilinx XAPP1171☆48Jun 6, 2023Updated 2 years ago
- Distributed Accelerator OS☆64Apr 6, 2022Updated 3 years ago
- VHDL Library for implementing common DSP functionality.☆31Oct 5, 2018Updated 7 years ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆28Sep 16, 2020Updated 5 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆28May 2, 2017Updated 8 years ago
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议 数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…☆29Nov 9, 2015Updated 10 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆75Aug 29, 2024Updated last year
- Python Reader for the Ultrasound File Format☆13Aug 7, 2023Updated 2 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- microART Tool a MicroService Model-Based Architecture Recovery Tool☆10Apr 17, 2017Updated 8 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- NVMe Controller featuring Hardware Acceleration☆101Jun 23, 2021Updated 4 years ago
- An application for comparing two binary files☆11Feb 22, 2019Updated 7 years ago
- ☆10Sep 11, 2016Updated 9 years ago
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆14Sep 5, 2023Updated 2 years ago
- EchoSightPro is a software beamforming based ultrasound framework, which I developed by myself. The purpose is for fun and interest. It p…☆14Dec 16, 2025Updated 2 months ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- ☆10Oct 18, 2024Updated last year
- This repo contains the Limago code☆92May 8, 2025Updated 9 months ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- The solitaire card game written for the web☆13Aug 1, 2021Updated 4 years ago