Huawei / fpga-accelLinks
The official repository of the local FPGA Development Kit.
☆19Updated 6 years ago
Alternatives and similar repositories for fpga-accel
Users that are interested in fpga-accel are comparing it to the libraries listed below
Sorting:
- PCIe DMA Subsystem based on Xilinx XAPP1171☆48Updated 2 years ago
- ☆19Updated 4 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 11 years ago
- The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.☆54Updated 6 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆19Updated last year
- Computational Storage Device based on the open source project OpenSSD.☆28Updated 5 years ago
- ☆36Updated 5 years ago
- SPI通信实现FLASH读写☆16Updated 5 years ago
- Linux kernel driver for memory mapped PCIe - FPGA communication.☆86Updated 11 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 8 years ago
- Verilog PCI express components☆24Updated 2 years ago
- TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.☆31Updated last month
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆40Updated 2 years ago
- IP Catalog for Raptor.☆16Updated 10 months ago
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互,CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程: 1. 链路初始化: 在上位机完成USB固件的下载,并读取…☆28Updated 9 years ago
- ☆34Updated last year
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- ☆16Updated 3 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Updated 6 years ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆40Updated 8 years ago
- ☆31Updated 4 years ago
- ☆19Updated 5 years ago
- Embedded 32-bit RISC uProcessor with SDRAM Controller☆25Updated 4 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆56Updated 4 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 4 years ago
- ☆34Updated 3 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- Verilog Ethernet components for FPGA implementation☆21Updated 2 years ago
- A collection of cryptographic algorthms implemented in SystemVerilog☆20Updated 7 years ago