RISCV-on-Microsemi-FPGA / Documentation

Related projects: ⓘ

• RISCV-on-Microsemi-FPGA / CPUs
  CPUs
  ☆13Updated 3 years ago
• chipsalliance / Cores-SweRV_fpga
  ☆39Updated 4 years ago
• Digilent / digilent-vivado-scripts
  ☆62Updated 2 months ago
• Avnet / petalinux
  Repository used to support automated builds under PetaLinux tools that use Yocto.
  ☆57Updated last week
• pulp-platform / axi_spi_slave
  ☆21Updated 3 years ago
• freecores / ethmac
  Ethernet MAC 10/100 Mbps
  ☆75Updated 4 years ago
• westerndigitalcorporation / swerv_eh1_fpga
  FPGA reference design for the the Swerv EH1 Core
  ☆65Updated 4 years ago
• pulp-platform / pulp-riscv-gnu-toolchain
  ☆72Updated 8 months ago
• NXP / i3c-slave-design
  MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.
  ☆104Updated 4 years ago
• open-design / riscv-soc-cores
  ☆37Updated 3 years ago
• Xilinx / XilinxCEDStore
  This store contains Configurable Example Designs.
  ☆40Updated 2 weeks ago
• taichi-ishitani / rggen
  This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).
  ☆16Updated 5 years ago
• sifive / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC
  ☆15Updated 3 months ago
• syntacore / scr1-sdk
  open-source SDKs for the SCR1 core
  ☆66Updated 4 months ago
• OVGN / OpenHBMC
  Open-source high performance AXI4-based HyperRAM memory controller
  ☆55Updated last year
• pulp-platform / pulp-sdk
  ☆98Updated 7 months ago
• cjdrake / AES
  Advanced Encryption Standard (AES) SystemVerilog Core
  ☆34Updated 6 years ago
• fpgadeveloper / ethernet-fmc-zynq-gem
  Example design for the Ethernet FMC using the hard GEMs of the Zynq
  ☆52Updated 7 months ago
• SpinalHDL / VexRiscvSoftcoreContest2018
  ☆63Updated 5 years ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆52Updated last year
• Digilent / Zybo-Z7-20-pcam-5c
  ☆53Updated 2 years ago
• aignacio / riscv_verilator_model
  RISCV model for Verilator/FPGA targets
  ☆44Updated 4 years ago
• dineshannayya / yifive_r0
  A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program
  ☆17Updated last year
• Digilent / ZYBO
  ☆61Updated 7 years ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆57Updated 5 months ago
• hdlguy / make_for_vivado
  experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.
  ☆21Updated 9 months ago
• verilator / example-systemverilog
  ☆34Updated 7 months ago
• Digilent / Petalinux-Zybo-Z7-20
  ☆52Updated last year
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆105Updated last month
• ultraembedded / core_soc
  Basic Peripheral SoC (SPI, GPIO, Timer, UART)
  ☆57Updated 4 years ago