Alternatives and similar repositories for Documentation

Users that are interested in Documentation are comparing it to the libraries listed below

• RISCV-on-Microsemi-FPGA / CPUs
  CPUs
  ☆15Updated 5 years ago
• altera-opensource / angstrom-socfpga-deprecated
  Angstrom repository with updated layers file
  ☆11Updated 4 years ago
• Xilinx / revCtrl
  Revision Control Labs and Materials
  ☆25Updated 7 years ago
• Avnet / petalinux
  Repository used to support automated builds under PetaLinux tools that use Yocto.
  ☆63Updated 8 months ago
• Digilent / digilent-vivado-scripts
  ☆69Updated 4 months ago
• freecores / freecores.github.io
  Freecores website
  ☆19Updated 8 years ago
• Xilinx / meta-openamp
  ☆21Updated last month
• PrincetonUniversity / piton-linux
  Linux Kernel for OpenPiton
  ☆36Updated 3 years ago
• polarfire-soc / polarfire-soc-documentation
  PolarFire SoC Documentation
  ☆61Updated last week
• syntacore / scr1-sdk
  open-source SDKs for the SCR1 core
  ☆76Updated last year
• Xilinx / libmetal
  an abstraction layer across user-space Linux, baremetal, and RTOS environments
  ☆25Updated last month
• polarfire-soc / meta-polarfire-soc-yocto-bsp
  This repository is no longer maintained and will be archived, please see https://github.com/linux4microchip/meta-mchp
  ☆58Updated 4 months ago
• FPGA-Research / fos
  FOS - FPGA Operating System
  ☆73Updated 5 years ago
• grantae / mips32r1_core
  A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.
  ☆19Updated 10 years ago
• Xilinx / yocto-manifests
  Repo Manifests for the Yocto Project Build System
  ☆38Updated last month
• NXP / i3c-slave-design
  MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.
  ☆132Updated 5 years ago
• go2uvm / sva_traces
  Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors
  ☆11Updated 9 years ago
• SpinalHDL / VexRiscvSoftcoreContest2018
  ☆63Updated 7 years ago
• SpinalHDL / SpinalDoc
  SpinalHDL documentation assets (pictures, slides, ...)
  ☆31Updated last year
• Xilinx / XilinxCEDStore
  This store contains Configurable Example Designs.
  ☆51Updated last week
• HDLMake / hdl-make
  Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)
  ☆18Updated 4 years ago
• ikwzm / FPGA-SoC-Linux
  FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…
  ☆169Updated last month
• taichi-ishitani / rggen
  This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).
  ☆17Updated 6 years ago
• westerndigitalcorporation / swerv_eh1_fpga
  FPGA reference design for the the Swerv EH1 Core
  ☆72Updated 6 years ago
• riscvarchive / riscv-4th-workshop-tutorials
  4th RISC-V Workshop Tutorials
  ☆14Updated 9 years ago
• fpgadeveloper / ethernet-fmc-zynq-gem
  Example design for the Ethernet FMC using the hard GEMs of the Zynq
  ☆60Updated 7 months ago
• Avnet / bdf
  Avnet Board Definition Files
  ☆138Updated 3 months ago
• optimsoc / optimsoc
  OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores
  ☆87Updated 4 years ago
• Digilent / Petalinux-Zybo-Z7-20
  ☆55Updated 3 years ago
• AleksandarKostovic / Riscy-SoC
  Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog
  ☆81Updated 6 years ago