byuccl / PYNQ-PRIOLinks
☆15Updated 9 months ago
Alternatives and similar repositories for PYNQ-PRIO
Users that are interested in PYNQ-PRIO are comparing it to the libraries listed below
Sorting:
- Networking Overlay on PYNQ☆50Updated 6 years ago
- A multi-board Extended Kalman Filter (EKF)☆32Updated 7 years ago
- Adding PR to the PYNQ Overlay☆19Updated 8 years ago
- PYNQ Composabe Overlays☆74Updated last year
- ☆28Updated 7 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆107Updated 3 years ago
- PYNQ Bootcamp 2019-2024 teaching materials.☆52Updated last year
- ☆19Updated 4 years ago
- Board files to build Ultra 96 PYNQ image☆157Updated 4 months ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆40Updated 3 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 8 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 4 years ago
- Updated version of the XUP Workshops☆18Updated 7 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- ☆30Updated 7 years ago
- Xilinx Deep Learning IP☆94Updated 4 years ago
- ☆109Updated 6 years ago
- FOS - FPGA Operating System☆73Updated 5 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆61Updated 3 years ago
- ☆83Updated 5 years ago
- RISC-V Integration for PYNQ☆180Updated 6 years ago
- PYNQ support and examples for Kria SOMs☆122Updated last year
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- ☆91Updated 5 years ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆15Updated last year
- Open-Source HLS Examples for Microchip FPGAs☆49Updated last week
- Vitis Model Composer Examples and Tutorials☆114Updated last week
- Avnet Board Definition Files☆139Updated 2 weeks ago
- PYNQ-Z1 board files for Vivado☆35Updated 4 years ago
- AXI Stream UART (verilog)☆12Updated 6 years ago