Digilent / reVISION-Zybo-Z7-20Links
☆12Updated 7 years ago
Alternatives and similar repositories for reVISION-Zybo-Z7-20
Users that are interested in reVISION-Zybo-Z7-20 are comparing it to the libraries listed below
Sorting:
- ☆25Updated 3 years ago
- "mmult" example using SDSoC for PYNQ board☆11Updated 8 years ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 6 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆53Updated 9 years ago
- ☆56Updated 3 years ago
- ☆55Updated 3 years ago
- ☆13Updated 7 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 5 years ago
- ☆15Updated 9 years ago
- ☆27Updated 7 years ago
- Zynq PR Management☆13Updated 9 years ago
- Original FPGA platform☆70Updated last week
- 10G Ethernet MAC implementation☆22Updated 5 years ago
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆17Updated 5 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆131Updated 3 months ago
- HOG + SVM on FPGA☆27Updated 4 years ago
- SDSoC platforms for Digilent Zynq boards☆12Updated 8 years ago
- PYNQ DMA benchmark project☆12Updated 8 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆63Updated 8 months ago
- Polyphony is Python based High-Level Synthesis compiler.☆108Updated 10 months ago
- OpenCL Demos for Xilinx FPGAs☆31Updated 10 years ago
- ☆52Updated last year
- ☆14Updated 3 years ago
- IP prototyping in FPGA hardware☆18Updated 7 years ago
- DyRACT Open Source Repository☆16Updated 9 years ago
- PYNQ with Chisel and Rust☆26Updated 7 years ago
- Adding PR to the PYNQ Overlay☆19Updated 8 years ago
- Hardware accelerated Julia set explorer running on Ultra96☆13Updated last year
- Support for zScale on Spartan6 FPGAs☆15Updated 10 years ago
- ☆17Updated 2 years ago