Digilent / reVISION-Zybo-Z7-20Links
☆12Updated 7 years ago
Alternatives and similar repositories for reVISION-Zybo-Z7-20
Users that are interested in reVISION-Zybo-Z7-20 are comparing it to the libraries listed below
Sorting:
- ☆25Updated 3 years ago
- ☆53Updated 2 years ago
- "mmult" example using SDSoC for PYNQ board☆11Updated 8 years ago
- ☆56Updated 3 years ago
- ☆27Updated 7 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆53Updated 8 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 5 years ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 6 years ago
- PYNQ with Chisel and Rust☆26Updated 7 years ago
- HOG + SVM on FPGA☆27Updated 4 years ago
- ☆13Updated 7 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆130Updated 2 weeks ago
- 10G Ethernet MAC implementation☆21Updated 5 years ago
- Zynq PR Management☆13Updated 9 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Updated 7 years ago
- Original FPGA platform☆69Updated this week
- OpenCL Demos for Xilinx FPGAs☆31Updated 9 years ago
- DyRACT Open Source Repository☆16Updated 9 years ago
- Sample minimal Vivado project for Parallella FPGA☆44Updated 9 years ago
- A repository of IPs for hardware computer vision (FPGA)☆97Updated 9 years ago
- ZyncMV is an open source machine/computer vision platform using the Xilinx Zync FPGA+ ARM Cortex A9 SoC☆19Updated 8 years ago
- Hardware accelerated Julia set explorer running on Ultra96☆13Updated last year
- ☆13Updated 3 years ago
- ☆15Updated 4 months ago
- Adding PR to the PYNQ Overlay☆18Updated 8 years ago
- Open Processor Architecture☆26Updated 9 years ago
- PYNQ DMA benchmark project☆12Updated 8 years ago
- ☆15Updated 4 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆11Updated 6 years ago
- SDSoC platforms for Digilent Zynq boards☆12Updated 8 years ago