Digilent / reVISION-Zybo-Z7-20
☆12Updated 6 years ago
Alternatives and similar repositories for reVISION-Zybo-Z7-20:
Users that are interested in reVISION-Zybo-Z7-20 are comparing it to the libraries listed below
- ☆24Updated 3 years ago
- ☆53Updated 2 years ago
- ☆55Updated 2 years ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 6 years ago
- HOG + SVM on FPGA☆26Updated 4 years ago
- "mmult" example using SDSoC for PYNQ board☆11Updated 8 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 5 years ago
- ☆26Updated 7 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆52Updated 8 years ago
- PYNQ DMA benchmark project☆12Updated 7 years ago
- PYNQ with Chisel and Rust☆25Updated 7 years ago
- This store contains Configurable Example Designs.☆44Updated this week
- 10G Ethernet MAC implementation☆21Updated 4 years ago
- ☆27Updated 7 years ago
- Original FPGA platform☆62Updated this week
- ☆13Updated 6 years ago
- Example Projects for the Microsemi SmartFusion 2☆10Updated 7 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆59Updated 3 weeks ago
- Zynq PR Management☆12Updated 9 years ago
- ☆14Updated 2 weeks ago
- CPUs☆14Updated 4 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆130Updated last year
- IIoT-SPYN gives users the ability to control, monitor, capture data, visualize and analyze industrial grade motors☆43Updated 5 years ago
- ☆16Updated 2 years ago
- ☆69Updated last month
- Making Lattice SensAI work properly on tinyVision products☆12Updated 2 years ago
- Ethernet Mezzanine Card for the Ultra96☆14Updated last year
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Updated 7 years ago
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆18Updated 4 months ago
- ☆14Updated 8 years ago