Digilent / reVISION-Zybo-Z7-20
☆12Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for reVISION-Zybo-Z7-20
- ☆24Updated 2 years ago
- ☆52Updated 2 years ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 5 years ago
- ☆26Updated 6 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 4 years ago
- ☆53Updated 2 years ago
- 10G Ethernet MAC implementation☆21Updated 4 years ago
- HOG + SVM on FPGA☆25Updated 3 years ago
- Zynq PR Management☆11Updated 8 years ago
- "mmult" example using SDSoC for PYNQ board☆11Updated 7 years ago
- Xilinx Contest Kshitij 2019☆19Updated last year
- PYNQ with Chisel and Rust☆24Updated 6 years ago
- PYNQ DMA benchmark project☆11Updated 7 years ago
- IP-core package generator for AXI4/Avalon☆21Updated 5 years ago
- ☆16Updated 2 years ago
- ☆12Updated 5 years ago
- ☆15Updated 8 years ago
- ☆26Updated 6 years ago
- Adding PR to the PYNQ Overlay☆17Updated 7 years ago
- Networking Overlay on PYNQ☆44Updated 5 years ago
- Hardware and script files related to dynamic partial reconfiguration☆9Updated 6 years ago
- PYNQ-Z1 board files for Vivado☆32Updated 2 years ago
- OpenCL Demos for Xilinx FPGAs☆31Updated 8 years ago
- ☆13Updated 6 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Updated 6 years ago
- ☆22Updated 8 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Original FPGA platform☆51Updated this week
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆52Updated 7 years ago