Digilent / reVISION-Zybo-Z7-20
☆12Updated 6 years ago
Alternatives and similar repositories for reVISION-Zybo-Z7-20:
Users that are interested in reVISION-Zybo-Z7-20 are comparing it to the libraries listed below
- ☆24Updated 2 years ago
- ☆52Updated 2 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 4 years ago
- ☆54Updated 2 years ago
- ☆26Updated 6 years ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 5 years ago
- "mmult" example using SDSoC for PYNQ board☆11Updated 7 years ago
- HOG + SVM on FPGA☆26Updated 4 years ago
- 10G Ethernet MAC implementation☆21Updated 4 years ago
- PYNQ with Chisel and Rust☆25Updated 7 years ago
- Original FPGA platform☆54Updated last week
- ☆16Updated 2 years ago
- Zynq PR Management☆11Updated 8 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆52Updated 8 years ago
- DyRACT Open Source Repository☆16Updated 8 years ago
- PYNQ DMA benchmark project☆12Updated 7 years ago
- ☆13Updated 6 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Updated 6 years ago
- CPUs☆13Updated 4 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆129Updated last year
- Synthesizable Higher-Order Functions (Patterns) for C++☆17Updated 6 years ago
- ☆14Updated 5 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆15Updated 5 years ago
- Hardware and script files related to dynamic partial reconfiguration☆9Updated 6 years ago
- FOS - FPGA Operating System☆64Updated 4 years ago
- PYNQ-Z1 board files for Vivado☆33Updated 3 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- Board files to build Ultra 96 PYNQ image☆153Updated last month