sora / ovs-hwLinks
An open source hardware engine for Open vSwitch on FPGA
☆26Updated 12 years ago
Alternatives and similar repositories for ovs-hw
Users that are interested in ovs-hw are comparing it to the libraries listed below
Sorting:
- This repo contains the Limago code☆87Updated 5 months ago
- NetFPGA public repository☆181Updated 5 years ago
- AMD OpenNIC Shell includes the HDL source files☆131Updated 9 months ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆132Updated 4 years ago
- ☆48Updated 5 years ago
- Network packet parser generator☆53Updated 5 years ago
- NetFPGA-SUME public repository☆112Updated 10 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 2 months ago
- Virtio implementation in SystemVerilog☆47Updated 7 years ago
- ☆11Updated 4 years ago
- ☆53Updated last year
- P4-14/16 Bluespec Compiler☆87Updated 7 years ago
- Distributed Accelerator OS☆64Updated 3 years ago
- FAST☆38Updated 8 years ago
- Framework for FPGA-accelerated Middlebox Development☆47Updated 2 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆69Updated 9 months ago
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆23Updated 4 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 9 months ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆53Updated 2 years ago
- DPDK Drivers for AMD OpenNIC☆27Updated 2 years ago
- ☆26Updated 4 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆40Updated 7 years ago
- Verilog PCI express components☆24Updated 2 years ago
- AMD OpenNIC Project Overview☆288Updated 2 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆40Updated 2 years ago
- VNx: Vitis Network Examples☆154Updated 2 months ago
- Open source FPGA-based NIC and platform for in-network compute☆201Updated last year
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆68Updated 8 years ago
- Simple hash table on Verilog (SystemVerilog)☆50Updated 9 years ago