sora / ovs-hw
An open source hardware engine for Open vSwitch on FPGA
☆25Updated 11 years ago
Related projects ⓘ
Alternatives and complementary repositories for ovs-hw
- Open source FPGA-based NIC and platform for in-network compute☆58Updated 2 weeks ago
- A platform for emulating Virtio devices with FPGAs☆25Updated 3 years ago
- Verilog PCI express components☆18Updated last year
- AMD OpenNIC Shell includes the HDL source files☆99Updated 5 months ago
- DPDK Drivers for AMD OpenNIC☆18Updated last year
- Distributed Accelerator OS☆60Updated 2 years ago
- Virtio implementation in SystemVerilog☆46Updated 6 years ago
- NetFPGA public repository☆179Updated 4 years ago
- This repo contains the Limago code☆78Updated 2 years ago
- NetFPGA-SUME public repository☆112Updated 9 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆23Updated 3 years ago
- Ethernet switch implementation written in Verilog☆40Updated last year
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆61Updated 7 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆55Updated 8 months ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆32Updated last year
- Verilog Content Addressable Memory Module☆102Updated 2 years ago
- FAST☆39Updated 8 years ago
- ☆16Updated 2 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆42Updated last year
- Framework for FPGA-accelerated Middlebox Development☆40Updated last year
- Programmable FPGA-based Network Tester for Multi-10-Gigabit Ethernet☆26Updated 4 years ago
- ☆45Updated 4 years ago
- Yilong's NetFPGA-10G Repo☆11Updated 9 years ago
- A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark☆45Updated 3 years ago
- Ethernet interface modules for Cocotb☆56Updated last year
- ☆47Updated 4 months ago
- Network packet parser generator☆50Updated 4 years ago
- Verilog Ethernet components for FPGA implementation☆14Updated last year
- ☆22Updated 3 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆16Updated 5 years ago