An open source hardware engine for Open vSwitch on FPGA
☆26Dec 8, 2012Updated 13 years ago
Alternatives and similar repositories for ovs-hw
Users that are interested in ovs-hw are comparing it to the libraries listed below
Sorting:
- FAST☆39Nov 11, 2016Updated 9 years ago
- An OpenFlow implementation for the NetFPGA-10G card☆19Feb 18, 2015Updated 11 years ago
- A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]☆11Oct 19, 2014Updated 11 years ago
- The configuration service for nanomsg, eventually to be included into mainline☆21Dec 11, 2013Updated 12 years ago
- ☆23Feb 23, 2016Updated 10 years ago
- Binomial model☆12Aug 28, 2019Updated 6 years ago
- A collection of HDL cores written in MyHDL.☆12Oct 28, 2015Updated 10 years ago
- ☆19Sep 4, 2023Updated 2 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- A new CASPER toolflow based on an HDL primitives library☆17Apr 11, 2012Updated 13 years ago
- An HDL design for sending data over Ethernet☆50Sep 13, 2025Updated 6 months ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 13 years ago
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆14May 3, 2012Updated 13 years ago
- Drivers for Netronome Flow Processor devices, including the NFP4xxx and NFP6xxx models.☆34Jun 23, 2025Updated 8 months ago
- The old libjpeg☆12Jul 30, 2015Updated 10 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17May 30, 2013Updated 12 years ago
- OpenFlow Switch Test Framework☆85Jan 25, 2024Updated 2 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 9 years ago
- ☆10Oct 19, 2014Updated 11 years ago
- Docker image containing the Windows installer XML toolset (WiX) via Wine, .NET Framework☆12May 21, 2015Updated 10 years ago
- 开源SDN交换机项目-FAST 项目背景 现有SDN交换机开源项目（如OVS）主要基于软件编写，虽然其分组转发查表等功能在内核中实现，但分组转发性能仍然是主要问题。将软件SDN交换机的分组转发模块卸载到FPGA中实现，不仅能提高交换性能，而且利用FPGA可重…☆41Apr 23, 2017Updated 8 years ago
- The official repository of the local FPGA Development Kit.☆19Apr 30, 2019Updated 6 years ago
- FPGA based modular synth.☆19Jan 8, 2017Updated 9 years ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆28Sep 16, 2020Updated 5 years ago
- Scripts and tools for easily installing Kivy☆14Dec 28, 2014Updated 11 years ago
- The firmware for Telldus TellStick Duo☆16Apr 27, 2015Updated 10 years ago
- A filesystem library based in librados☆14Oct 2, 2016Updated 9 years ago
- Patch series that I have posted for review on ovs-dev☆33Sep 7, 2021Updated 4 years ago
- A module which allows you to spawn subprocesses from a tornado web application in a non-blocking fashion.☆33Feb 14, 2015Updated 11 years ago
- SERDES-based TDC core for Spartan-6☆19Aug 2, 2012Updated 13 years ago
- ☆13May 2, 2016Updated 9 years ago
- DEPRECATED: use ceph/ceph-docker instead☆42Feb 1, 2015Updated 11 years ago
- This is a myhdl test environment for the open-cores jpeg_encoder.☆18Oct 23, 2016Updated 9 years ago
- RetroCade Synth - C64 SID, YM2149, and POKEY audio chips with MIDI interface.☆39Jan 5, 2017Updated 9 years ago
- ☆68Jul 5, 2021Updated 4 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago
- Agile Network Tester with FPGA & multi-cores☆15Jul 9, 2019Updated 6 years ago
- WinUSB based managed USB communications library☆22Mar 18, 2018Updated 8 years ago
- double_fpu_verilog☆21Jul 17, 2014Updated 11 years ago