Huawei / huaweicloud-fpga
Obsolete repository of official HUAWEI CLOUD FPGA Development Kit //github.com/huaweicloud/huaweicloud-fpga
☆26Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for huaweicloud-fpga
- Generic FIFO implementation with optional FWFT☆54Updated 4 years ago
- The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.☆50Updated 5 years ago
- Distributed Accelerator OS☆60Updated 2 years ago
- Verilog Content Addressable Memory Module☆102Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- Implementation of the PCIe physical layer☆30Updated last week
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆64Updated 2 months ago
- Ethernet 10GE MAC☆44Updated 10 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆68Updated 6 years ago
- NVMe Controller featuring Hardware Acceleration☆76Updated 3 years ago
- Verilator open-source SystemVerilog simulator and lint system☆35Updated last month
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆35Updated 5 years ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆34Updated 8 years ago
- OPAE porting to Xilinx FPGA devices.☆38Updated 4 years ago
- ☆47Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- sha256d mining chip written by chisel.☆28Updated 4 years ago
- Network on Chip Implementation written in SytemVerilog☆158Updated 2 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆25Updated 4 years ago
- Devotes to open source FPGA☆28Updated 4 years ago
- ☆66Updated last year
- Verilog极简教程☆35Updated 5 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆29Updated 3 years ago
- SystemVerilog modules and classes commonly used for verification☆44Updated 4 months ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- SoC Based on ARM Cortex-M3☆25Updated 6 months ago