ChenJianyunp / FPGA-Snappy-DecompressorView external linksLinks
A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.
☆24Jun 27, 2023Updated 2 years ago
Alternatives and similar repositories for FPGA-Snappy-Decompressor
Users that are interested in FPGA-Snappy-Decompressor are comparing it to the libraries listed below
Sorting:
- OPAE porting to Xilinx FPGA devices.☆39Aug 5, 2020Updated 5 years ago
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 5 years ago
- Towards Hardware and Software Continuous Integration☆13Jun 8, 2020Updated 5 years ago
- BiSUNA framework specialized to compile for the Xilinx Alveo U50☆13Dec 3, 2020Updated 5 years ago
- ☆14Feb 14, 2022Updated 4 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Dec 19, 2024Updated last year
- FACE: Fast and Customizable Sorting Accelerator☆11Sep 6, 2016Updated 9 years ago
- Xilinx Alveo Graph Analytics Product repository☆14May 18, 2022Updated 3 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆18May 21, 2014Updated 11 years ago
- Multi-armed bandit algorithm with tensorflow and 11 policies☆16Dec 27, 2022Updated 3 years ago
- ☆14Sep 27, 2021Updated 4 years ago
- XTRX LiteX/LitePCIe based design for Julia Computing☆28Mar 11, 2024Updated last year
- ☆20Jan 31, 2026Updated 2 weeks ago
- ☆20Nov 12, 2025Updated 3 months ago
- DAMON-based Optimal Operation Schemes☆17Sep 5, 2024Updated last year
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.☆19Mar 21, 2022Updated 3 years ago
- Verilog Implementation of SM4 s-box☆22Jun 24, 2019Updated 6 years ago
- ☆25Mar 25, 2019Updated 6 years ago
- Fastswap, a fast swap system for far memory through RDMA☆85Nov 19, 2023Updated 2 years ago
- Kernel Machine Library - fast GPU SVM in.net. Implemented kernels on CPU and GPU (Linear,RBF,Chi-Square,Exp Chi-Square). Library includes…☆27Mar 31, 2017Updated 8 years ago
- The accelerometer analytical model published in ASPLOS 2020 (Accelerometer: Understanding Acceleration Opportunities forData Center Overh…☆16Jan 18, 2020Updated 6 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Oct 9, 2020Updated 5 years ago
- ☆22Feb 18, 2025Updated 11 months ago
- zMonkey is an open-source 200G network impairment emulator tool☆22Mar 8, 2022Updated 3 years ago
- An FPGA-based NetTLP adapter☆27Mar 10, 2020Updated 5 years ago
- ☆35Jun 9, 2022Updated 3 years ago
- opensource crypto IP core☆29Nov 20, 2020Updated 5 years ago
- ☆68Jul 5, 2021Updated 4 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Feb 21, 2024Updated last year
- FPGA implementation of deflate (de)compress RFC 1950/1951☆63May 2, 2019Updated 6 years ago
- FPGA CryptoNight V7 Minner☆31Aug 26, 2019Updated 6 years ago
- A hybrid cache sharing-partitioning tool for systems with Intel CAT support.☆31Mar 28, 2018Updated 7 years ago
- ☆24Apr 20, 2024Updated last year
- ☆40May 11, 2021Updated 4 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Dec 14, 2020Updated 5 years ago
- MAERI public release☆31Sep 8, 2021Updated 4 years ago
- ☆36Jan 21, 2021Updated 5 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆34Nov 21, 2024Updated last year