ChenJianyunp / FPGA-Snappy-DecompressorLinks
A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.
☆23Updated 2 years ago
Alternatives and similar repositories for FPGA-Snappy-Decompressor
Users that are interested in FPGA-Snappy-Decompressor are comparing it to the libraries listed below
Sorting:
- ☆64Updated 4 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Virtio implementation in SystemVerilog☆47Updated 7 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆49Updated last month
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆26Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- PCI Express controller model☆64Updated 2 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆52Updated 8 years ago
- Project repo for the POSH on-chip network generator☆50Updated 5 months ago
- ☆30Updated 2 weeks ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆24Updated 6 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆81Updated last year
- Verilog Content Addressable Memory Module☆108Updated 3 years ago
- Public release☆57Updated 6 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- Platform Level Interrupt Controller☆41Updated last year
- ☆78Updated 10 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆60Updated this week
- APB UVC ported to Verilator☆11Updated last year
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆16Updated last year
- BlackParrot on Zynq☆45Updated 5 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago