The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.
☆56Nov 29, 2018Updated 7 years ago
Alternatives and similar repositories for huaweicloud-fpga
Users that are interested in huaweicloud-fpga are comparing it to the libraries listed below
Sorting:
- The official repository of the local FPGA Development Kit.☆19Apr 30, 2019Updated 6 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆40Feb 4, 2024Updated 2 years ago
- Obsolete repository of official HUAWEI CLOUD FPGA Development Kit //github.com/huaweicloud/huaweicloud-fpga☆26Oct 8, 2018Updated 7 years ago
- 开源SDN交换机项目-FAST 项目背景 现有SDN交换机开源项目（如OVS）主要基于软件编写，虽然其分组转发查表等功能在内核中实现，但分组转发性能仍然是主要问题。将软件SDN交换机的分组转发模块卸载到FPGA中实现，不仅能提高交换性能，而且利用FPGA可重…☆41Apr 23, 2017Updated 8 years ago
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆40Aug 30, 2022Updated 3 years ago
- Distributed Accelerator OS☆65Apr 6, 2022Updated 3 years ago
- FOS - FPGA Operating System☆74Oct 22, 2020Updated 5 years ago
- XRM (Xilinx FPGA Resource Manager) Document:☆25Nov 13, 2023Updated 2 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 7 years ago
- 开源软件供应链点亮计划 - 暑期2020的主页代码。This repository is the homepage for Open Source Promotion Plan - Summer 2020 built with create-react-app.☆10Aug 28, 2024Updated last year
- ☆11May 31, 2016Updated 9 years ago
- ☆17Nov 20, 2022Updated 3 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated last month
- ☆23Oct 1, 2022Updated 3 years ago
- Official repository of the AWS EC2 FPGA Hardware and Software Development Kit☆1,645Feb 9, 2026Updated last month
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆91Sep 12, 2018Updated 7 years ago
- ☆19Mar 16, 2022Updated 4 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97May 24, 2022Updated 3 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 7 years ago
- Binomial model☆12Aug 28, 2019Updated 6 years ago
- ☆35Feb 5, 2026Updated last month
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆61Mar 13, 2026Updated last week
- Open source FPGA-based NIC and platform for in-network compute☆206May 4, 2024Updated last year
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 2 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆904Mar 2, 2026Updated 2 weeks ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Shell Scripts to help you build your own VPN between PC/laptop and server. All necessary PKI ,certs,config files will be generated automa…☆10Jan 21, 2024Updated 2 years ago
- 🚀 Template for a standalone 🔥 Zephyr application ⚡ for STM32☆10May 12, 2024Updated last year
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆68Jul 25, 2018Updated 7 years ago
- ☆11Jan 8, 2021Updated 5 years ago
- vector accelerating unit☆35Dec 1, 2020Updated 5 years ago
- This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.☆10Jun 25, 2022Updated 3 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago
- Matrix Multiply and Accumulate unit written in System Verilog☆13Feb 7, 2019Updated 7 years ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year