The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.
☆57Nov 29, 2018Updated 7 years ago
Alternatives and similar repositories for huaweicloud-fpga
Users that are interested in huaweicloud-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆40Jun 10, 2026Updated 2 months ago
- A platform for emulating Virtio devices with FPGAs☆28Mar 31, 2021Updated 5 years ago
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆40Aug 30, 2022Updated 3 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆28May 2, 2017Updated 9 years ago
- Distributed Accelerator OS☆68Apr 6, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- FOS - FPGA Operating System☆74Oct 22, 2020Updated 5 years ago
- LeapIO: Efficient and Portable Virtual NVMe Storage on ARM SoCs (ASPLOS'20)☆30Oct 3, 2021Updated 4 years ago
- XRM (Xilinx FPGA Resource Manager) Document:☆25Nov 13, 2023Updated 2 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 8 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 5 months ago
- ☆18Nov 20, 2022Updated 3 years ago
- ☆69Jul 5, 2021Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆97Feb 28, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆10Jan 15, 2023Updated 3 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆93Sep 12, 2018Updated 7 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆101May 24, 2022Updated 4 years ago
- ☆20Mar 16, 2022Updated 4 years ago
- Binomial model☆12Aug 28, 2019Updated 6 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 8 years ago
- The old libjpeg☆12Jul 30, 2015Updated 11 years ago
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 2 years ago
- Design and Verification of a Complete Application Specific Integrated Circuit☆12Nov 21, 2016Updated 9 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Open source FPGA-based NIC and platform for in-network compute☆207May 4, 2024Updated 2 years ago
- Shell Scripts to help you build your own VPN between PC/laptop and server. All necessary PKI ,certs,config files will be generated automa…☆10Jan 21, 2024Updated 2 years ago
- Ubimust LTD FPGA MINING - Xilinx Alveo U200 - What you need to achieve efficient FPGA Mining.☆17Feb 14, 2019Updated 7 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆950Aug 3, 2026Updated last week
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 7 years ago
- ☆11Jan 8, 2021Updated 5 years ago
- This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.☆10Jun 25, 2022Updated 4 years ago
- ☆14Dec 17, 2015Updated 10 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆71Jul 25, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆25Apr 27, 2023Updated 3 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Dec 16, 2019Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago
- This is the verilog code for the various FPGA in the OpenHPSDR Radios☆28May 4, 2026Updated 3 months ago
- Sample of project using UIO(User Space IO) Interrupt(ZYBO/Linux/PUMP_AXI4).☆13Nov 26, 2017Updated 8 years ago
- Decision Trees Inference☆15Apr 25, 2018Updated 8 years ago