huaweicloud / huaweicloud-fpgaLinks
The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.
☆55Updated 7 years ago
Alternatives and similar repositories for huaweicloud-fpga
Users that are interested in huaweicloud-fpga are comparing it to the libraries listed below
Sorting:
- ☆80Updated 3 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆46Updated 2 years ago
- Verilog Content Addressable Memory Module☆113Updated 3 years ago
- NVMe Controller featuring Hardware Acceleration☆99Updated 4 years ago
- Ethernet 10GE MAC☆46Updated 11 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 4 months ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Updated 7 months ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆34Updated 6 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- 国产VU13P加速卡资料☆81Updated 9 months ago
- Simple hash table on Verilog (SystemVerilog)☆50Updated 9 years ago
- Implementation of the PCIe physical layer☆59Updated 5 months ago
- Ethernet switch implementation written in Verilog☆56Updated 2 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆70Updated 8 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- H264视频解码verilog实现☆85Updated 8 years ago
- Gigabit Ethernet UDP communication driver☆80Updated 6 years ago
- ☆34Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆57Updated 4 years ago
- PCI express simulation framework for Cocotb☆185Updated 3 months ago
- ☆70Updated 4 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆99Updated last year
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Updated 11 years ago
- ☆34Updated 4 years ago
- Verilog Ethernet components for FPGA implementation☆21Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆84Updated 7 years ago
- This repo contains the Limago code☆90Updated 7 months ago