The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.
☆57Nov 29, 2018Updated 7 years ago
Alternatives and similar repositories for huaweicloud-fpga
Users that are interested in huaweicloud-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The official repository of the local FPGA Development Kit.☆22Apr 30, 2019Updated 7 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆41Jun 10, 2026Updated 4 months ago
- FOS - FPGA Operating System☆74Oct 22, 2020Updated 6 years ago
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆41Aug 30, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 8 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆28May 2, 2017Updated 9 years ago
- Distributed Accelerator OS☆70Apr 6, 2022Updated 4 years ago
- XRM (Xilinx FPGA Resource Manager) Document:☆27Nov 13, 2023Updated 2 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 11 years ago
- ☆12May 31, 2016Updated 10 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆98Feb 28, 2018Updated 8 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- Open source FPGA-based NIC and platform for in-network compute☆208May 4, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Binomial model☆12Aug 28, 2019Updated 7 years ago
- ☆20Mar 16, 2022Updated 4 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆22Mar 7, 2024Updated 2 years ago
- HIL test for KRIA kr260 board.☆12May 5, 2025Updated last year
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆974Oct 21, 2026Updated last week
- Ubimust LTD FPGA MINING - Xilinx Alveo U200 - What you need to achieve efficient FPGA Mining.☆17Feb 14, 2019Updated 7 years ago
- Shell Scripts to help you build your own VPN between PC/laptop and server. All necessary PKI ,certs,config files will be generated automa…☆10Jan 21, 2024Updated 2 years ago
- Logistic regression FPGA core☆19Apr 7, 2021Updated 5 years ago
- ☆28Oct 23, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A few tools for doing video processing on the Zybo FPGA board using VHDL☆11Jun 6, 2017Updated 9 years ago
- Design and Verification of a Complete Application Specific Integrated Circuit☆12Nov 21, 2016Updated 9 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 7 years ago
- Decision Trees Inference☆15Apr 25, 2018Updated 8 years ago
- This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.☆10Jun 25, 2022Updated 4 years ago
- ☆14Dec 17, 2015Updated 10 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Dec 16, 2019Updated 6 years ago
- ☆11Jan 8, 2021Updated 5 years ago
- Easy to use framework for ROS2 FPGA-based hardware acceleration; Supports Pub/Sub communication, Actions and Services and costum ROS Mess…☆34Aug 25, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 这是使用FPGA开发CMOS的两个真实项目，之前的fpga_design仅是一个未完善的版本，同时也删除了一些与项目无关的东西☆36Nov 11, 2017Updated 8 years ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆20Dec 8, 2017Updated 8 years ago
- 🚀 Template for a standalone 🔥 Zephyr application ⚡ for STM32☆12May 12, 2024Updated 2 years ago
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 9 years ago
- Sample of project using UIO(User Space IO) Interrupt(ZYBO/Linux/PUMP_AXI4).☆13Nov 26, 2017Updated 8 years ago
- ☆26Apr 14, 2023Updated 3 years ago