huaweicloud / huaweicloud-fpgaView external linksLinks
The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.
☆56Nov 29, 2018Updated 7 years ago
Alternatives and similar repositories for huaweicloud-fpga
Users that are interested in huaweicloud-fpga are comparing it to the libraries listed below
Sorting:
- The official repository of the local FPGA Development Kit.☆19Apr 30, 2019Updated 6 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 7 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆28May 2, 2017Updated 8 years ago
- 开源SDN交换机项目-FAST 项目背景 现有SDN交换机开源项目（如OVS）主要基于软件编写，虽然其分组转发查表等功能在内核中实现，但分组转发性能仍然是主要问题。将软件SDN交换机的分组转发模块卸载到FPGA中实现，不仅能提高交换性能，而且利用FPGA可重…☆41Apr 23, 2017Updated 8 years ago
- Distributed Accelerator OS☆63Apr 6, 2022Updated 3 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆40Feb 4, 2024Updated 2 years ago
- FOS - FPGA Operating System☆73Oct 22, 2020Updated 5 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- Obsolete repository of official HUAWEI CLOUD FPGA Development Kit //github.com/huaweicloud/huaweicloud-fpga☆26Oct 8, 2018Updated 7 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 7 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 7 years ago
- A platform for emulating Virtio devices with FPGAs☆26Mar 31, 2021Updated 4 years ago
- Making Lattice SensAI work properly on tinyVision products☆12Nov 22, 2022Updated 3 years ago
- Decision Trees Inference☆14Apr 25, 2018Updated 7 years ago
- Software, BSPs etc. for 5G wireless IP and PetaLinux☆20Dec 14, 2022Updated 3 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆40Jun 29, 2022Updated 3 years ago
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆40Aug 30, 2022Updated 3 years ago
- ☆28Jul 9, 2025Updated 7 months ago
- ☆17Nov 20, 2022Updated 3 years ago
- A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS☆15Feb 27, 2021Updated 4 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆90Sep 12, 2018Updated 7 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆68Jul 25, 2018Updated 7 years ago
- ☆20Nov 7, 2019Updated 6 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆23Apr 27, 2023Updated 2 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆85Feb 28, 2018Updated 7 years ago
- Verilog实现OFDM基带☆45Jan 22, 2016Updated 10 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- ☆21Jul 28, 2021Updated 4 years ago
- FPGA纯逻辑实现modbus通信☆22Sep 5, 2022Updated 3 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Dec 14, 2023Updated 2 years ago
- ☆23Oct 1, 2022Updated 3 years ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago
- I2C controller core from Opencores.org☆27Oct 5, 2011Updated 14 years ago
- ☆19Mar 16, 2022Updated 3 years ago