nlbutts / tflite_zynq
Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq
☆49Updated 7 years ago
Alternatives and similar repositories for tflite_zynq:
Users that are interested in tflite_zynq are comparing it to the libraries listed below
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- ☆39Updated 7 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- Caffe to VHDL☆66Updated 4 years ago
- ☆119Updated 7 years ago
- CaffePresso: An Optimized Library for Deep Learning on Embedded Accelerator-based platforms☆88Updated 4 months ago
- ☆45Updated 4 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- Binary Neural Network on IceStick FPGA.☆51Updated 6 years ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆20Updated 6 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Updated 10 months ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆53Updated 7 years ago
- ☆83Updated 4 years ago
- ☆88Updated 4 years ago
- This is a collection of works on neural networks and neural accelerators.☆40Updated 5 years ago
- YOLO object detector for Movidius Neural Compute Stick (NCS)☆52Updated 6 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆132Updated 5 years ago
- Xilinx Deep Learning IP☆92Updated 3 years ago
- ☆21Updated 6 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆208Updated 5 years ago
- ☆143Updated 6 years ago
- ☆14Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- ☆75Updated 2 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆19Updated 7 years ago
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Updated 7 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆29Updated 2 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- Residual Binarized Neural Network☆44Updated 6 years ago