Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq
☆49Jan 18, 2018Updated 8 years ago
Alternatives and similar repositories for tflite_zynq
Users that are interested in tflite_zynq are comparing it to the libraries listed below
Sorting:
- ☆12Aug 10, 2018Updated 7 years ago
- Partial implementation of NVIDIA® cuDNN API for Coriander, OpenCL 1.2☆22Apr 21, 2025Updated 10 months ago
- ☆10Sep 3, 2016Updated 9 years ago
- Take bird-eye-view Jpg file from pcd file.☆11Apr 29, 2019Updated 6 years ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆56Apr 27, 2017Updated 8 years ago
- ☆25Updated this week
- X.org graphics driver for ARM graphics(with Zynq UltraScale+ MPSoC)☆15Sep 29, 2022Updated 3 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- Caffe to VHDL☆68Jun 17, 2020Updated 5 years ago
- Livox driver for apollo☆17Jun 29, 2020Updated 5 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆20May 30, 2019Updated 6 years ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- Updated version of the XUP Workshops☆18Aug 10, 2018Updated 7 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Jan 12, 2016Updated 10 years ago
- ☆25Mar 27, 2020Updated 5 years ago
- PYNQ demo as seen at FPL 2018☆22Nov 23, 2020Updated 5 years ago
- Spark on Pynq☆49Jul 24, 2019Updated 6 years ago
- ☆19May 30, 2019Updated 6 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆24May 19, 2020Updated 5 years ago
- Getting Started with Xilinx ML Suite☆336Jan 6, 2021Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆51Jul 1, 2020Updated 5 years ago
- ☆25Aug 1, 2021Updated 4 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Feb 12, 2018Updated 8 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆61Feb 28, 2026Updated last week
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Jan 7, 2016Updated 10 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆104Jul 21, 2018Updated 7 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆109Jan 29, 2025Updated last year
- ☆12Mar 21, 2024Updated last year
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Jul 24, 2017Updated 8 years ago
- minimal example with native build instructions☆24Nov 3, 2023Updated 2 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92May 25, 2019Updated 6 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Mar 22, 2024Updated last year
- Distributed Accelerator OS☆64Apr 6, 2022Updated 3 years ago
- Former home of the Particle Device Setup library for Android☆23Feb 14, 2019Updated 7 years ago
- ☆28Mar 29, 2018Updated 7 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆168Nov 12, 2025Updated 3 months ago
- PYNQ, Neural network Language model, Overlay☆112Apr 26, 2019Updated 6 years ago