Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development
☆12Mar 16, 2018Updated 7 years ago
Alternatives and similar repositories for pynq_dev
Users that are interested in pynq_dev are comparing it to the libraries listed below
Sorting:
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- "mmult" example using SDSoC for PYNQ board☆11Feb 23, 2017Updated 9 years ago
- It is a GPIO interrupt example for xilinx ZYNQ FPGA.☆14Oct 7, 2014Updated 11 years ago
- ☆14Apr 17, 2022Updated 3 years ago
- ☆14Mar 13, 2023Updated 2 years ago
- X.org graphics driver for ARM graphics(with Zynq UltraScale+ MPSoC)☆15Sep 29, 2022Updated 3 years ago
- zynqmp-zcu102 hacks☆20Sep 15, 2017Updated 8 years ago
- Zynq project to interface OV2640 camera module☆16Mar 11, 2016Updated 9 years ago
- ☆18Jul 19, 2018Updated 7 years ago
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆20Jun 4, 2020Updated 5 years ago
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- PYNQ-Z1 board files for Vivado☆35Jan 8, 2022Updated 4 years ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 3 years ago
- Updated version of the XUP Workshops☆18Aug 10, 2018Updated 7 years ago
- Sample minimal Vivado project for Parallella FPGA☆45May 15, 2016Updated 9 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Apr 11, 2020Updated 5 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Jan 23, 2016Updated 10 years ago
- Standalone Access Registration (SAR) is the process by which a device registers with a 5G network to gain access to its services. It invo…☆23Mar 25, 2023Updated 2 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆29Mar 24, 2021Updated 4 years ago
- HOG + SVM on FPGA☆28Dec 16, 2020Updated 5 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆168Nov 12, 2025Updated 3 months ago
- ☆30Mar 19, 2019Updated 6 years ago
- 本文提出了一种基于多视图卷积神经网络的三维物体识别算法，以实现三维物体的准确识别。首先实现一个标准的卷积神经网络架构，该架构经过训练可以独立地识别形状的渲染视图，以实现即使从单一视图中也可以识别出一个三维形状。随后使用该三维物体多个角度的二维视图通过卷积神经网络识别的结果进…☆11May 16, 2022Updated 3 years ago
- Physical Downlink Shared Channel (PDSCH) in 5G New Radio.☆12Jan 29, 2024Updated 2 years ago
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Apr 18, 2014Updated 11 years ago
- 基于GSConv+SlimNeck的YOLOv5的消防通道占用检测系统☆10Nov 24, 2023Updated 2 years ago
- run petalinux using docker tool☆29Feb 26, 2020Updated 6 years ago
- How to configure Debian Linux environment for Xilinx Zynq.☆32Jan 5, 2017Updated 9 years ago
- A simple script to build a PMU firmware for Xilinx ZynqMP☆37Dec 31, 2025Updated 2 months ago
- Open Source ZYNQ Board☆31Aug 19, 2015Updated 10 years ago
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)☆35Jul 9, 2021Updated 4 years ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- ☆13Apr 12, 2023Updated 2 years ago
- In this tutorial we will introduce software defined radios (SDR) and explore the application of machine learning (ML) to radio frequency …☆10Sep 27, 2022Updated 3 years ago
- Prototype of Python / GeoGebra interoperability☆16Feb 7, 2026Updated 3 weeks ago
- This project demonstrates how Low Density Parity Check (LDPC) Code and Multiple Input Multiple Output (MIMO) can be employed in Vehicular…☆14Jan 24, 2022Updated 4 years ago