tchoyt / pynq_dev
Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development
☆12Updated 6 years ago
Alternatives and similar repositories for pynq_dev:
Users that are interested in pynq_dev are comparing it to the libraries listed below
- Adding PR to the PYNQ Overlay☆17Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- HOG + SVM on FPGA☆26Updated 4 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Extensible FPGA control platform☆56Updated last year
- Video Stream Scaler☆40Updated 10 years ago
- Updated version of the XUP Workshops☆18Updated 6 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Updated 6 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆63Updated 2 months ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 4 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆18Updated 5 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆15Updated 5 years ago
- Networking Overlay on PYNQ☆47Updated 5 years ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆38Updated 7 years ago
- Zynq PR Management☆12Updated 8 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆12Updated last week
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆16Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆55Updated 4 years ago
- A tool for merging the MyHDL workflow with Vivado☆19Updated 4 years ago
- ☆32Updated last year
- AXI Stream UART (verilog)☆11Updated 5 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- ☆18Updated 6 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Implementation of the PCIe physical layer☆32Updated 2 weeks ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆23Updated 3 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆15Updated 4 years ago
- Generic AXI master stub☆19Updated 10 years ago