Xilinx / RFNoC-HLS-NeuralNet
☆104Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for RFNoC-HLS-NeuralNet
- PYNQ, Neural network Language model, Overlay☆102Updated 5 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆146Updated 4 years ago
- Vitis HLS Library for FINN☆181Updated last week
- A convolutional neural network implemented in hardware (verilog)☆151Updated 7 years ago
- ☆82Updated 4 years ago
- Xilinx Deep Learning IP☆92Updated 3 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆102Updated 6 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆94Updated 2 years ago
- ☆86Updated 4 years ago
- DPU on PYNQ☆202Updated 9 months ago
- Vitis Model Composer Examples and Tutorials☆75Updated this week
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆98Updated 4 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆261Updated 4 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆173Updated 7 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆37Updated 2 years ago
- Board files to build Ultra 96 PYNQ image☆152Updated 2 months ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆106Updated 7 years ago
- PYNQ Composabe Overlays☆67Updated 5 months ago
- Computer Vision Overlays on Pynq☆174Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- ☆26Updated 6 years ago
- SDAccel Development Environment Tutorials☆107Updated 4 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆307Updated 2 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆66Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆52Updated 2 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆89Updated 11 months ago
- Caffe to VHDL☆66Updated 4 years ago