Xilinx / RFNoC-HLS-NeuralNet
☆105Updated 5 years ago
Alternatives and similar repositories for RFNoC-HLS-NeuralNet:
Users that are interested in RFNoC-HLS-NeuralNet are comparing it to the libraries listed below
- PYNQ, Neural network Language model, Overlay☆105Updated 5 years ago
- A convolutional neural network implemented in hardware (verilog)☆155Updated 7 years ago
- Convolutional Neural Network Using High Level Synthesis☆84Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆103Updated 6 years ago
- Xilinx Deep Learning IP☆92Updated 3 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆108Updated 7 years ago
- ☆83Updated 4 years ago
- ☆88Updated 4 years ago
- Vitis HLS Library for FINN☆189Updated 3 weeks ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆148Updated 5 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆177Updated 8 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆138Updated 6 years ago
- Caffe to VHDL☆66Updated 4 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆98Updated 2 years ago
- Board files to build Ultra 96 PYNQ image☆154Updated 2 months ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆69Updated 6 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆102Updated 4 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆263Updated 5 years ago
- DPU on PYNQ☆209Updated last year
- PYNQ Composabe Overlays☆70Updated 8 months ago
- Pynq projects and guides☆27Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆90Updated last year
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆68Updated 4 years ago
- ☆27Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆66Updated last year
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- Computer Vision Overlays on Pynq☆177Updated 5 years ago