☆110Jul 19, 2019Updated 6 years ago
Alternatives and similar repositories for RFNoC-HLS-NeuralNet
Users that are interested in RFNoC-HLS-NeuralNet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Xilinx Deep Learning IP☆95May 10, 2021Updated 4 years ago
- ☆27Jul 16, 2017Updated 8 years ago
- ☆91Apr 15, 2020Updated 5 years ago
- Example applications for UHD/RFNoC☆19Mar 8, 2022Updated 4 years ago
- Machine learning on FPGAs using HLS☆1,862Mar 16, 2026Updated last week
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- ☆16Sep 29, 2021Updated 4 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆285Dec 5, 2019Updated 6 years ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 8 years ago
- ☆83Jul 16, 2020Updated 5 years ago
- ☆142Oct 24, 2018Updated 7 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆703Jan 4, 2022Updated 4 years ago
- ☆119Dec 20, 2017Updated 8 years ago
- A multi-board Extended Kalman Filter (EKF)☆32Sep 23, 2018Updated 7 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆38Feb 21, 2018Updated 8 years ago
- ☆14Feb 7, 2020Updated 6 years ago
- ☆35Mar 1, 2019Updated 7 years ago
- JEDI-net: a jet identification algorithm based on interaction networks☆10Aug 16, 2020Updated 5 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Nov 7, 2019Updated 6 years ago
- LCNN: Lookup-based Convolutional Neural Network☆52Oct 12, 2017Updated 8 years ago
- Source code of basic Xilinx Vivado HLS image processing tutorial using HLS openCV functions☆26Jul 7, 2018Updated 7 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Apr 17, 2016Updated 9 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆769May 26, 2017Updated 8 years ago
- HLS implemented systolic array structure☆41Nov 13, 2017Updated 8 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆205Nov 14, 2021Updated 4 years ago
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Mar 16, 2018Updated 8 years ago
- A Convolutional Neural Network Accelerator, which increases the process of convolution calculation. Based on Xilinx HLS design suite.☆12Jul 29, 2021Updated 4 years ago
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆11Nov 6, 2024Updated last year
- Getting Started with Xilinx ML Suite☆336Jan 6, 2021Updated 5 years ago
- Chinese Guide for Alveo Getting Started☆12May 18, 2020Updated 5 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆336Jan 20, 2025Updated last year
- ☆13Updated this week
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆156Jan 23, 2020Updated 6 years ago
- QKeras: a quantization deep learning library for Tensorflow Keras☆578Feb 23, 2026Updated last month
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago
- Residual Binarized Neural Network☆43Mar 30, 2018Updated 7 years ago
- A novel FPGA-based intent recognition systemutilizing deep recurrent neural networks☆27Aug 25, 2021Updated 4 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago