Bitstream Embedded RAM Transfusion
☆11Aug 4, 2021Updated 5 years ago
Alternatives and similar repositories for bert
Users that are interested in bert are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Benchmarks for High-Level Synthesis☆11Mar 17, 2023Updated 3 years ago
- ☆20Sep 15, 2021Updated 5 years ago
- ☆17Feb 3, 2023Updated 3 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆35Jan 15, 2026Updated 9 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Using e-graphs for logic synthesis (ICCAD'25)☆37Aug 28, 2026Updated last month
- Zynq PR Management☆13Apr 20, 2016Updated 10 years ago
- AXI-Stream USB 2.0 HS Device Bridge (Verilog)☆16Apr 17, 2025Updated last year
- This is the repository for a verilog implementation of a lzrw1 compression core☆20Dec 8, 2017Updated 8 years ago
- ☆42Sep 19, 2026Updated last month
- FPGA acceleration of arbitrary precision floating point computations.☆42May 17, 2022Updated 4 years ago
- ☆10Updated this week
- [WIP] A curated list of awesome AI slops.☆27Jun 3, 2026Updated 4 months ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆16Mar 21, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- ☆18Aug 9, 2025Updated last year
- HARC: verification language compiler, sister to ARCH☆14Updated this week
- ☆16Oct 25, 2022Updated 4 years ago
- 浏览器人脸识别+匹配☆10Feb 23, 2019Updated 7 years ago
- ☆17Jul 6, 2026Updated 3 months ago
- RIFFA (Reusable Integration Framework for FPGA Accelerators) is a framework developed in University of California, San Diego. This projec…☆14Jul 16, 2015Updated 11 years ago
- ☆11Mar 11, 2025Updated last year
- EvolveGen: Algorithmic Level Hardware Model Checking Benchmark Generation through Reinforcement Learning (TACAS 2026)☆10Oct 9, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Knowledge Graph of FPGA☆14Aug 21, 2021Updated 5 years ago
- ☆34Feb 20, 2024Updated 2 years ago
- ☆20Jun 18, 2022Updated 4 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 8 years ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- Asking questions about DBLP☆10Feb 6, 2026Updated 8 months ago
- RISC-V processor & peripherals made (almost) entirely with 74-series TTL logic chips.☆11Jul 25, 2022Updated 4 years ago
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 4 months ago
- IR image processing and demo on a Zybo Z7-20 using a Raspberry Pi night vision vamera☆14Aug 30, 2021Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆13Apr 15, 2025Updated last year
- SEGA Genesis/Megadrive core, running on a Altera/Terasic DE1 board.☆10Jul 15, 2021Updated 5 years ago
- xk264：AVC/H.264 Video Encoder IP Core (RTL)☆68Mar 22, 2023Updated 3 years ago
- 自建 chisel 工程模板☆16Jul 19, 2023Updated 3 years ago
- ☆11Feb 27, 2025Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆45Jan 18, 2024Updated 2 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago