strezh/XPDMA external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

strezh/XPDMA

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/strezh/XPDMA)

Close

strezh / XPDMAView on GitHubMore

• External links
• Readme badge

PCIe DMA Subsystem based on Xilinx XAPP1171

☆48Jun 6, 2023Updated 2 years ago

Alternatives and similar repositories for XPDMA

Users that are interested in XPDMA are comparing it to the libraries listed below

• rsarwar87 / xdma_dsc_byp_cltr

  View on GitHub
  VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe
  ☆18Oct 23, 2019Updated 6 years ago
• maltevesper / JetStream-driver

  View on GitHub
  ☆14Jul 28, 2016Updated 9 years ago
• rene-dev / fpga-midi-synth

  View on GitHub
  MIDI synthesizer written in VHDL
  ☆13Apr 3, 2012Updated 13 years ago
• krtkl / snickerdoodle-hls-data-mover

  View on GitHub
  A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…
  ☆16Aug 29, 2018Updated 7 years ago
• Huawei / fpga-accel

  View on GitHub
  The official repository of the local FPGA Development Kit.
  ☆19Apr 30, 2019Updated 6 years ago
• fpgasystems / davos

  View on GitHub
  Distributed Accelerator OS
  ☆64Apr 6, 2022Updated 3 years ago
• fpgasystems / dma-driver

  View on GitHub
  ☆21Dec 9, 2018Updated 7 years ago
• ShepardSiegel / ocpi

  View on GitHub
  Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!
  ☆25Oct 19, 2016Updated 9 years ago
• arrayfire / xilinx_demos

  View on GitHub
  OpenCL Demos for Xilinx FPGAs
  ☆31Dec 7, 2015Updated 10 years ago
• fpgasystems / groundhog

  View on GitHub
  Groundhog - Serial ATA Host Bus Adapter
  ☆24Jun 10, 2018Updated 7 years ago
• SanjayRai / SRAI_HW_ACCEL_WINDOWS10_PCIe

  View on GitHub
  PCIe based accelerator for VCU1525 with xDMA based on Windows10 and Windows Server 2016 development environment
  ☆56Feb 15, 2018Updated 8 years ago
• BBN-Q / PCIe-FPGA

  View on GitHub
  Linux kernel driver for memory mapped PCIe - FPGA communication.
  ☆87Sep 30, 2014Updated 11 years ago
• Xilinx / dma_ip_drivers

  View on GitHub
  Xilinx QDMA IP Drivers
  ☆765Dec 4, 2025Updated 2 months ago
• Intel-BMC / nvme-mi

  View on GitHub
  ☆10Jun 12, 2023Updated 2 years ago
• uwsampl / lastlayer

  View on GitHub
  Towards Hardware and Software Continuous Integration
  ☆13Jun 8, 2020Updated 5 years ago
• fpgasystems / fpga-hyperloglog

  View on GitHub
  FPGA-based HyperLogLog Accelerator
  ☆12Jul 13, 2020Updated 5 years ago
• FMCHUB / Lib_Altium

  View on GitHub
  Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard
  ☆45Dec 9, 2021Updated 4 years ago
• maltevesper / JetStream-hardware

  View on GitHub
  ☆21Jul 28, 2016Updated 9 years ago
• Xilinx / HLS_packet_processing

  View on GitHub
  ☆49Dec 10, 2019Updated 6 years ago
• fpgadeveloper / fpga-drive-aximm-pcie

  View on GitHub
  Example designs for FPGA Drive FMC
  ☆286Jan 9, 2025Updated last year
• Xilinx / hydra

  View on GitHub
  ☆14Feb 14, 2022Updated 4 years ago
• magro732 / OpenRIO

  View on GitHub
  Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.
  ☆32Jun 8, 2017Updated 8 years ago
• rval735 / bisunaU50

  View on GitHub
  BiSUNA framework specialized to compile for the Xilinx Alveo U50
  ☆13Dec 3, 2020Updated 5 years ago
• jgbos / phased-array-radar

  View on GitHub
  Phased Array Radar
  ☆12Aug 15, 2012Updated 13 years ago
• yhqiu16 / NVMeCHA

  View on GitHub
  NVMe Controller featuring Hardware Acceleration
  ☆101Jun 23, 2021Updated 4 years ago
• abyszuk / fpga_pcie_driver

  View on GitHub
  Driver and libraries for FPGA PCIe firmware used by PERG team and available on OHWR.
  ☆28Nov 7, 2016Updated 9 years ago
• wkoszek / libxbf

  View on GitHub
  Xilinx Bitstream Format Library. Easily read .bit files from C programs.
  ☆14Nov 16, 2015Updated 10 years ago
• alexforencich / xfcp

  View on GitHub
  Extensible FPGA control platform
  ☆61Apr 28, 2023Updated 2 years ago
• CospanDesign / nysa-sata

  View on GitHub
  ☆89May 4, 2017Updated 8 years ago
• idanmoradarthas / MutiArmedBandit-DeepLearning

  View on GitHub
  Multi-armed bandit algorithm with tensorflow and 11 policies
  ☆16Dec 27, 2022Updated 3 years ago
• Xilinx / graphanalytics

  View on GitHub
  Xilinx Alveo Graph Analytics Product repository
  ☆14May 18, 2022Updated 3 years ago
• m-labs / jesd204b

  View on GitHub
  JESD204B core for Migen/MiSoC
  ☆35May 5, 2021Updated 4 years ago
• Xilinx / Applications

  View on GitHub
  ☆68Jul 5, 2021Updated 4 years ago
• lerwys / FPGA_PCIe_drivers

  View on GitHub
  FPGA_PCIe_drivers
  ☆16Sep 3, 2015Updated 10 years ago
• RHSResearchLLC / xvcd

  View on GitHub
  Xilinx Virtual Cable Daemon
  ☆20Nov 20, 2019Updated 6 years ago
• oprecomp / DDR4_controller

  View on GitHub
  ☆77Feb 4, 2021Updated 5 years ago
• MagicLabFast / FAST

  View on GitHub
  开源SDN交换机项目-FAST 项目背景 现有SDN交换机开源项目（如OVS）主要基于软件编写，虽然其分组转发查表等功能在内核中实现，但分组转发性能仍然是主要问题。将软件SDN交换机的分组转发模块卸载到FPGA中实现，不仅能提高交换性能，而且利用FPGA可重…
  ☆41Apr 23, 2017Updated 8 years ago
• alexforencich / verilog-pcie

  View on GitHub
  Verilog PCI express components
  ☆1,541Apr 26, 2024Updated last year
• union-codesign / union

  View on GitHub
  ☆14Sep 27, 2021Updated 4 years ago