Alternatives and similar repositories for AutoCRAFT

Users that are interested in AutoCRAFT are comparing it to the libraries listed below

• ieee-ceda-datc / datc-rdf-Metrics4ML
  ☆31Updated 3 years ago
• ASU-VDA-Lab / ASP-DAC24-Tutorial
  This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024
  ☆48Updated 4 months ago
• MIRALab-USTC / ChiPBench
  ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms
  ☆39Updated last month
• dekura / LLANA
  LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation
  ☆19Updated 7 months ago
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆52Updated last week
• TILOS-AI-Institute / MLCAD-2023-FPGA-Macro-Placement-Contest
  ☆29Updated last year
• CODA-Team / AncstrGNN_benchmark
  Analog IC symmetry extraction benchmark of AncstrGNN
  ☆10Updated 9 months ago
• MIRALab-USTC / AI4EDA-EfficientPlace
  This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".
  ☆25Updated 6 months ago
• magical-eda / MAGICAL-CIRCUITS
  Circuit release of the MAGICAL project
  ☆34Updated 5 years ago
• magical-eda / UT-AnLay
  Analog Placement Quality Prediction
  ☆21Updated 2 years ago
• iwls2020-lsml-contest / iwls2020-lsml-contest
  ☆21Updated 2 years ago
• lamda-bbo / Efficient-TDP
  Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".
  ☆44Updated 3 weeks ago
• NVlabs / CircuitOps
  ☆80Updated 2 months ago
• opendrc / opendrc
  A Design Rule Checker with GPU Acceleration
  ☆49Updated last year
• aspdac-submission-pcb-layout / PCBBenchmarks
  ☆22Updated 4 years ago
• laiyao1 / AnalogCoder
  ☆57Updated 2 months ago
• laiyao1 / MaskPlace
  ☆66Updated last year
• asyncvlsi / SPRoute
  A parallel global router using the Galois framework
  ☆29Updated last year
• Yu-Maryland / Verilog-to-PyG
  ☆24Updated last year
• LQY404 / EDA-info
  the awesome work, project and lab of EDA (Electronic Design Automation). continue update...
  ☆23Updated 9 months ago
• PKU-IDEA / SAGERoute
  SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)
  ☆21Updated 2 years ago
• baloneymath / AncstrGNN
  ☆16Updated 4 years ago
• ABKGroup / PROBE3.0
  ☆44Updated last year
• zehao-dong / CktGNN
  Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).
  ☆58Updated last year
• OpenROAD-Assistant / EDA-Corpus
  Datasets for EDA LLM research
  ☆26Updated 4 months ago
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆73Updated 7 years ago
• lrakai / gate-sizing
  Optimal gate sizing of digital circuits using geometric programming
  ☆11Updated 8 years ago
• UTDA-group / BoxRouter
  BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…
  ☆21Updated 6 years ago
• ieee-ceda-datc / RDF-2019
  DATC RDF
  ☆50Updated 4 years ago
• alanminko / iwls2023-ls-contest
  Problems and Results of IWLS 2023 Programming Contest
  ☆17Updated last month