NVlabs / AutoCRAFT

Related projects: ⓘ

• NVlabs / CircuitOps
  ☆67Updated 8 months ago
• laiyao1 / maskplace
  ☆53Updated last year
• ieee-ceda-datc / datc-rdf-Metrics4ML
  ☆26Updated 2 years ago
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆39Updated 2 months ago
• ASU-VDA-Lab / ASP-DAC24-Tutorial
  This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024
  ☆28Updated 2 months ago
• hkust-zhiyao / APPLE
  A circuit-element level explainer to explain machine learning model's prediction on chip layouts.
  ☆17Updated 10 months ago
• TILOS-AI-Institute / MLCAD-2023-FPGA-Macro-Placement-Contest
  ☆29Updated 11 months ago
• ai4eda / awesome-AI4EDA
  This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…
  ☆118Updated 3 months ago
• dekura / LLANA
  LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation
  ☆10Updated 5 months ago
• zehao-dong / CktGNN
  Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).
  ☆34Updated last year
• wuhy68 / ChatEDAv1
  ChatEDA: A Large Language Model Powered Autonomous Agent for EDA
  ☆14Updated 2 months ago
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆107Updated last month
• MIRALab-USTC / ChiPBench
  ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms
  ☆16Updated last week
• ABKGroup / PlacementEssentialReadings
  ☆45Updated 3 years ago
• NVlabs / AutoDMP
  ☆120Updated last year
• kouroshHakha / circuit-fewshot-code
  ☆10Updated last year
• asyncvlsi / SPRoute
  A parallel global router using the Galois framework
  ☆25Updated last year
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆114Updated 2 months ago
• PKU-IDEA / SAGERoute
  SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)
  ☆19Updated last year
• cuhk-eda / REST
  REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)
  ☆48Updated 2 years ago
• laiyao1 / AnalogCoder
  ☆15Updated last week
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆65Updated 2 months ago
• scale-lab / DRiLLS
  DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)
  ☆100Updated last year
• NVlabs / iccad2020-GPUgatesim
  ☆12Updated 4 years ago
• UMN-EDA / BeGAN-benchmarks
  ☆24Updated last year
• DfX-NYUAD / GNN4IC
  Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…
  ☆37Updated last year
• krzhu / abcRL
  MLCAD 2020: Reinforcement for logic optimization sequence exploration
  ☆25Updated 3 years ago
• iwls2020-lsml-contest / iwls2020-lsml-contest
  ☆20Updated last year
• krzhu / abc_py
  Simple Python interface for ABC
  ☆21Updated last year
• lydiawunan / LOSTIN
  LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models
  ☆17Updated 2 years ago