The-OpenROAD-Project-Attic / fluteLinks
Flute 3.1 with CMake support
☆11Updated 5 years ago
Alternatives and similar repositories for flute
Users that are interested in flute are comparing it to the libraries listed below
Sorting:
- ☆31Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆60Updated last week
- ☆20Updated 6 months ago
- ☆43Updated 10 months ago
- The first version of TritonPart☆27Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated last year
- ☆39Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated 2 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆56Updated 4 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆52Updated 6 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆46Updated last year
- ☆22Updated last year
- ☆176Updated 4 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆135Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆92Updated 2 weeks ago
- ☆44Updated last year
- A LEF/DEF Utility.☆31Updated 5 years ago
- GPU-based logic synthesis tool☆83Updated 3 weeks ago
- UCSD Detailed Router☆89Updated 4 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆52Updated last month
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆30Updated last week
- Mirror of the Si2 LEF/DEF parser (v5.8)☆16Updated 3 years ago
- EDA wiki☆129Updated 4 months ago
- DATC RDF☆50Updated 4 years ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆55Updated 2 months ago