Alternatives and similar repositories for bluelib

Users that are interested in bluelib are comparing it to the libraries listed below

• bluespec / AWSteria_Infra
  "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)
  ☆18Updated last year
• TsaiAnson / verif
  ☆12Updated 4 years ago
• sequencer / zaozi
  A eDSL framework based on Scala and MLIR, focusing on the Hardware design.
  ☆55Updated 2 weeks ago
• ucb-bar / chisel-gui
  A prototype GUI for chisel-development
  ☆51Updated 5 years ago
• nhynes / chisel3-axi
  Chisel3 AXI4-{Lite, Full, Stream} Definitions
  ☆15Updated 6 years ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆117Updated 3 years ago
• rameloni / tywaves-chisel
  A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…
  ☆50Updated last year
• chipsalliance / espresso
  ☆41Updated 4 months ago
• j-marjanovic / chisel-bfm-tester
  BFM Tester for Chisel HDL
  ☆14Updated 3 years ago
• IBM / chiffre
  A fault-injection framework using Chisel and FIRRTL
  ☆36Updated last month
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆31Updated 2 months ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆67Updated 11 months ago
• DFiantHDL / DFHDL
  DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language
  ☆91Updated last week
• ucb-bar / barstools
  Useful utilities for BAR projects
  ☆32Updated last year
• chipsalliance / playground
  chipyard in mill :P
  ☆77Updated last year
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆35Updated 3 weeks ago
• ljwljwljwljw / DiplomaticBackend
  ☆17Updated 3 years ago
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆34Updated last year
• abs-tudelft / Tydi-Chisel
  ☆18Updated last month
• Kuree / hgdb
  Hardware generator debugger
  ☆76Updated last year
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆48Updated 3 months ago
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆37Updated last week
• tdb-alcorn / chisel-formal
  ☆23Updated 4 years ago
• easysoc / layered-firrtl
  This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl
  ☆11Updated 4 years ago
• CTSRD-CHERI / garnet
  Amazon F1-inspired Xilinx VCU118 hardware design framework
  ☆12Updated 4 years ago
• aswaterman / trainwreck
  Original RISC-V 1.0 implementation. Not supported.
  ☆42Updated 7 years ago
• chipsalliance / tilelink
  ☆35Updated 10 months ago
• zhemao / riscv-dma3
  The 3rd Iteration of the Berkeley RISC-V DMA Accelerator
  ☆28Updated 5 years ago
• carlosedp / chisel-playground
  Chisel HDL example applications
  ☆30Updated 3 years ago
• ucsc-vama / essent
  high-performance RTL simulator
  ☆181Updated last year