openhwgroup / cv-hpdcache-verifLinks
Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.
☆12Updated 3 months ago
Alternatives and similar repositories for cv-hpdcache-verif
Users that are interested in cv-hpdcache-verif are comparing it to the libraries listed below
Sorting:
- A Rocket-based RISC-V superscalar in-order core☆33Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- Open-source non-blocking L2 cache☆43Updated this week
- ☆95Updated last year
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆43Updated 7 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆31Updated last year
- Open-source high-performance non-blocking cache☆82Updated last week
- Advanced Architecture Labs with CVA6☆61Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- ☆30Updated 5 months ago
- Simple UVM environment for experimenting with Verilator.☆21Updated last month
- Platform Level Interrupt Controller☆40Updated last year
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 8 months ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- ☆33Updated 2 months ago
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆94Updated 2 weeks ago
- chipyard in mill :P☆78Updated last year
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Updated 2 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago