openhwgroup / cv-hpdcache-verifLinks
Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.
☆18Updated 8 months ago
Alternatives and similar repositories for cv-hpdcache-verif
Users that are interested in cv-hpdcache-verif are comparing it to the libraries listed below
Sorting:
- Advanced Architecture Labs with CVA6☆68Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- A dynamic verification library for Chisel.☆156Updated 11 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆108Updated 5 months ago
- ☆99Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 4 months ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆50Updated 11 months ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆12Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 months ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆17Updated this week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆43Updated last week
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Fast Symbolic Repair of Hardware Design Code☆26Updated 9 months ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- ☆56Updated 6 years ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Modular Multi-ported SRAM-based Memory☆31Updated 11 months ago
- Public release☆56Updated 6 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆19Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- ☆35Updated 10 months ago
- A Chisel RTL generator for network-on-chip interconnects☆215Updated 2 months ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆141Updated this week
- An AXI4 crossbar implementation in SystemVerilog☆176Updated last month