openhwgroup / core-v-mcu-uvmView external linksLinks
CORE-V MCU UVM Environment and Test Bench
☆26Jul 19, 2024Updated last year
Alternatives and similar repositories for core-v-mcu-uvm
Users that are interested in core-v-mcu-uvm are comparing it to the libraries listed below
Sorting:
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆30Jun 1, 2022Updated 3 years ago
- Connecting SystemC with SystemVerilog☆42Mar 25, 2012Updated 13 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 9 months ago
- ☆48Nov 3, 2023Updated 2 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated 8 months ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆38Jun 24, 2020Updated 5 years ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆11Aug 21, 2023Updated 2 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆24Updated this week
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 10 years ago
- ☆15Sep 27, 2022Updated 3 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- Simple template-based UVM code generator☆29Jan 4, 2023Updated 3 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 2 months ago
- ☆18Aug 11, 2022Updated 3 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆17Oct 5, 2023Updated 2 years ago
- ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.☆19Feb 14, 2023Updated 3 years ago
- Contains commonly used UVM components (agents, environments and tests).☆32Aug 17, 2018Updated 7 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆24Jul 17, 2025Updated 6 months ago
- Implementation of post-process coverage, and batch waveform search☆17Aug 29, 2021Updated 4 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity☆34Jul 27, 2024Updated last year
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 5 years ago
- ☆18Aug 26, 2016Updated 9 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Jan 27, 2026Updated 2 weeks ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆14Dec 29, 2025Updated last month
- Support code for DVCon 2021 paper submission☆12Mar 1, 2021Updated 4 years ago
- An uvm verification env for ahb2apb bridge☆58Apr 9, 2021Updated 4 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆140Feb 24, 2025Updated 11 months ago
- UVM VIP architecture generator☆20Aug 24, 2020Updated 5 years ago
- ☆20Dec 19, 2025Updated last month
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- RISC-V Verification Interface☆141Jan 28, 2026Updated 2 weeks ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago