RV-AT / PVS32_SoCLinks
Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus
☆16Updated 4 years ago
Alternatives and similar repositories for PVS32_SoC
Users that are interested in PVS32_SoC are comparing it to the libraries listed below
Sorting:
- ☆20Updated 2 years ago
- ☆23Updated 2 months ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 11 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- ☆21Updated 5 years ago
- ☆37Updated 10 years ago
- ☆13Updated 6 years ago
- ☆10Updated 5 years ago
- ☆16Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- ☆26Updated 4 years ago
- AXI4 with a FIFO integrated with VIP☆22Updated last year
- commit rtl and build cosim env☆15Updated last year
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 8 months ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- AXI Interconnect☆52Updated 4 years ago
- Implementation of the PCIe physical layer☆48Updated 2 months ago
- 异步FIFO的内部实现☆24Updated 7 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆14Updated 3 years ago
- Open IP in Hardware Description Language.☆26Updated 2 years ago
- AHB Bus lite v3.0☆16Updated 6 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Updated 5 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆15Updated 2 years ago
- Design and UVM-TB of RISC -V Microprocessor☆25Updated last year