Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus
☆17Oct 21, 2020Updated 6 years ago
Alternatives and similar repositories for PVS32_SoC
Users that are interested in PVS32_SoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆16Dec 29, 2016Updated 9 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- ☆11Jun 28, 2020Updated 6 years ago
- Hardware and Software Co-design implementations☆16Dec 5, 2019Updated 6 years ago
- An 8 input interrupt controller written in Verilog.☆31Mar 22, 2012Updated 14 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆18Jan 30, 2018Updated 8 years ago
- ☆19Oct 5, 2020Updated 6 years ago
- A convolution based 3x3 GaussianBlur implementation using ARM NEON assembly engine☆10Jan 20, 2019Updated 7 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 12 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Apr 18, 2026Updated 6 months ago
- Real-Time Hardware Sorter, Using A Multi-Dimensional Sorting Algorithm☆21Jan 4, 2026Updated 10 months ago
- Simple test of ARM NEON code. Performs a blit to the framebuffer.☆15Jul 23, 2013Updated 13 years ago
- Basic scripts for Synopsys Design Compiler and Synopsys IC Compiler☆10Mar 31, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A RISC-V processor☆14Dec 11, 2018Updated 7 years ago
- A simulator for the memory controller scheduler of a 12-core, 4.8 GHz processor using a DDR5 DIMM. It supports multiple DRAM scheduling a…☆14Dec 6, 2023Updated 2 years ago
- Design and simulate a simplified ARM single-cycle processor using SystemVerilog.☆10Sep 13, 2019Updated 7 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 3 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆28Mar 9, 2016Updated 10 years ago
- ☆13Nov 4, 2025Updated last year
- Design a cache by using Verilog☆13Jan 12, 2017Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 简单易用的微信小程序倒计时库☆15May 15, 2018Updated 8 years ago
- ☆14Nov 13, 2022Updated 3 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 6 years ago
- AXI4 with a FIFO integrated with VIP☆25Feb 29, 2024Updated 2 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- A custom 16-bit computer☆13Oct 17, 2018Updated 8 years ago
- Tutorial☆16Jun 13, 2020Updated 6 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 6 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- Tiny Tapeout 06☆19Nov 15, 2025Updated 11 months ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆17Aug 30, 2026Updated 2 months ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 7 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year