zjysteven / bitslice_sparsityLinks
Codes for our paper "Exploring Bit-Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment" [NeurIPS'19 EMC2 workshop].
☆10Updated 5 years ago
Alternatives and similar repositories for bitslice_sparsity
Users that are interested in bitslice_sparsity are comparing it to the libraries listed below
Sorting:
- ☆18Updated 2 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- ☆29Updated 6 months ago
- ☆35Updated 5 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 6 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- AFP is a hardware-friendly quantization framework for DNNs, which is contributed by Fangxin Liu and Wenbo Zhao.☆13Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- ☆41Updated last year
- ☆71Updated 5 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆11Updated 2 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆26Updated last year
- ☆32Updated this week
- A co-design architecture on sparse attention☆52Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆93Updated 4 years ago
- ☆32Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Updated 4 years ago
- ☆17Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago
- ☆12Updated last year
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆17Updated 9 months ago
- ☆35Updated 6 years ago
- bitfusion verilog implementation☆12Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago