zjysteven / bitslice_sparsityLinks
Codes for our paper "Exploring Bit-Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment" [NeurIPS'19 EMC2 workshop].
☆11Updated 4 years ago
Alternatives and similar repositories for bitslice_sparsity
Users that are interested in bitslice_sparsity are comparing it to the libraries listed below
Sorting:
- ☆18Updated 2 years ago
- ☆28Updated 4 months ago
- Open-source of MSD framework☆16Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- ☆35Updated 5 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- ☆41Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- ☆44Updated 2 years ago
- ☆21Updated 2 years ago
- bitfusion verilog implementation☆11Updated 3 years ago
- ☆18Updated last year
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆40Updated 5 years ago
- ☆71Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆57Updated 4 months ago
- AFP is a hardware-friendly quantization framework for DNNs, which is contributed by Fangxin Liu and Wenbo Zhao.☆13Updated 3 years ago
- ☆34Updated 6 years ago
- A co-design architecture on sparse attention☆51Updated 3 years ago
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- Model LLM inference on single-core dataflow accelerators☆12Updated 5 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆57Updated last month
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆24Updated last year