Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA development board. Reads audio data from an external mic and displays the frequency components on a VGA monitor.
☆19Jul 10, 2020Updated 5 years ago
Alternatives and similar repositories for FPGA_AudioVisualizer
Users that are interested in FPGA_AudioVisualizer are comparing it to the libraries listed below
Sorting:
- Using an Altera DE10-Lite FPGA development board to simulate an FFT processor. Audio input frequencies will be visualized onto a VGA disp…☆15May 5, 2020Updated 5 years ago
- FFT algorithm for fpga☆25Aug 17, 2021Updated 4 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- A set of audio processing functions implemented by FPGA☆29Sep 28, 2021Updated 4 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- Simple MIDI Sounder with TFT Display☆21Feb 18, 2021Updated 5 years ago
- 基于fpga的cordic算法实现☆12Oct 19, 2024Updated last year
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- In this project, low-pass filters and Kalman filters with different window function designs are used to denoise speech signals polluted i…☆11Feb 11, 2023Updated 3 years ago
- ☆12May 29, 2020Updated 5 years ago
- ☆17Apr 7, 2022Updated 3 years ago
- ☆13Dec 1, 2024Updated last year
- a verilog snake game program☆11Oct 13, 2022Updated 3 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- A pomodoro timer to help you stay focused and get more done☆11Sep 27, 2025Updated 5 months ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 5 years ago
- 自适应的小波阈值降噪☆14Aug 11, 2023Updated 2 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 8 years ago
- A Single-path Delay Feedback FFT Generator☆13Mar 20, 2024Updated 2 years ago
- NeoPixel LED Controller | NeoPixel LED 控制器 | 基於MAX10 FPGA的音樂全彩光立方LED控制器☆12Jan 4, 2022Updated 4 years ago
- ☆11Jul 26, 2017Updated 8 years ago
- Zedboard projects☆11May 15, 2016Updated 9 years ago
- This function is given to plot the Hilbert Huang Spectrum☆13May 1, 2019Updated 6 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆50Jul 4, 2019Updated 6 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Sep 2, 2019Updated 6 years ago
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆14May 3, 2012Updated 13 years ago
- 2048 Game created via Verilog, loaded on an FPGA board and VGA monitor.☆13Mar 25, 2022Updated 3 years ago
- Custom 6502 Video Game Console☆13Mar 3, 2026Updated 2 weeks ago
- Auto build a MineCraft Hanging paintings by give a picture☆13Dec 22, 2022Updated 3 years ago
- VMD-SWTTV是一种针对一维信号的二级框架降噪算法，结合了变分模态分解VMD与平稳小波变换SWT，并采用了小波变换全变分法优化了SWT。降噪效果还是不错的。☆51Mar 18, 2023Updated 3 years ago
- FPGA创新设计大赛全国二等奖，Multi-functional Game Console Based on RISC-V.(基于紫光FPGA的RSIC V多功能游戏机)☆11Aug 16, 2024Updated last year
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 13 years ago
- PC-8001用 SD-DOS（要 専用microSDドライブ）☆14Aug 15, 2022Updated 3 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Jul 23, 2020Updated 5 years ago
- Image Signal Processing Assignments☆16May 1, 2018Updated 7 years ago
- Matra-Hachette Alice MC-10 for MiSTer FPGA☆12Dec 8, 2025Updated 3 months ago