Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA development board. Reads audio data from an external mic and displays the frequency components on a VGA monitor.
☆19Jul 10, 2020Updated 5 years ago
Alternatives and similar repositories for FPGA_AudioVisualizer
Users that are interested in FPGA_AudioVisualizer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Using an Altera DE10-Lite FPGA development board to simulate an FFT processor. Audio input frequencies will be visualized onto a VGA disp…☆15May 5, 2020Updated 5 years ago
- FFT algorithm for fpga☆25Aug 17, 2021Updated 4 years ago
- Flappy Bird on Verilog☆16Jun 6, 2023Updated 2 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- A set of audio processing functions implemented by FPGA☆30Sep 28, 2021Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- 基于fpga的cordic算法实现☆13Oct 19, 2024Updated last year
- In this project, low-pass filters and Kalman filters with different window function designs are used to denoise speech signals polluted i…☆11Feb 11, 2023Updated 3 years ago
- ☆17Apr 7, 2022Updated 4 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆60Jul 21, 2023Updated 2 years ago
- USB PD cc pin monitor implemented in a Tang Nano 9K FPGA.☆19Feb 11, 2024Updated 2 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A pomodoro timer to help you stay focused and get more done☆11Sep 27, 2025Updated 7 months ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 5 years ago
- 自适应的小波阈值降噪☆14Aug 11, 2023Updated 2 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆50Oct 21, 2016Updated 9 years ago
- NeoPixel LED Controller | NeoPixel LED 控制器 | 基於MAX10 FPGA的音樂全彩光立方LED控制器☆12Jan 4, 2022Updated 4 years ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆12Jul 1, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆11Jul 26, 2017Updated 8 years ago
- 提供一种基于深度学习的光纤传感水声信号识别方法，该方法降低了光纤传感水声信号识别的难度，通过最优聚类模型，将无监督学习方式转化为有监督学习的方式，使识别未知的目标事件信号成为可能；以光纤传感系统自身固有噪声信号分解分量作为训练数据，构建开集识别网络，可用于识别任意不属于系统…☆11Aug 30, 2022Updated 3 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- Applying various image enhancement algorithms on Night Vision IR images using Xilinx Vivado☆16Oct 27, 2023Updated 2 years ago
- Zedboard projects☆11May 15, 2016Updated 9 years ago
- A collection of preset video configurations for MiSTer.☆14Mar 8, 2024Updated 2 years ago
- Example Verilog code for Ulx3s☆43May 5, 2022Updated 3 years ago
- This function is given to plot the Hilbert Huang Spectrum☆13May 1, 2019Updated 7 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆49Jul 4, 2019Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Sep 2, 2019Updated 6 years ago
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆15May 3, 2012Updated 13 years ago
- 2048 Game created via Verilog, loaded on an FPGA board and VGA monitor.☆12Mar 25, 2022Updated 4 years ago
- Custom 6502 Video Game Console☆14Mar 3, 2026Updated last month
- Auto build a MineCraft Hanging paintings by give a picture☆13Dec 22, 2022Updated 3 years ago
- FPGA创新设计大赛全国二等奖，Multi-functional Game Console Based on RISC-V.(基于紫光FPGA的RSIC V多功能游戏机)☆11Aug 16, 2024Updated last year
- VMD-SWTTV是一种针对一维信号的二级框架降噪算法，结合了变分模态分解VMD与平稳小波变换SWT，并采用了小波变换全变分法优化了SWT。降噪效果还是不错的。☆52Mar 18, 2023Updated 3 years ago