cterrill26 / FPGA_AudioVisualizerLinks
Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA development board. Reads audio data from an external mic and displays the frequency components on a VGA monitor.
☆17Updated 5 years ago
Alternatives and similar repositories for FPGA_AudioVisualizer
Users that are interested in FPGA_AudioVisualizer are comparing it to the libraries listed below
Sorting:
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- FPGA 同步FIFO与异步FIFO☆31Updated 6 years ago
- LMS sound filtering by Verilog☆44Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆77Updated last year
- Interface Protocol in Verilog☆50Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- AXI4-Stream FIR filter IP☆19Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- IP operations in verilog (simulation and implementation on ice40)☆61Updated 6 years ago
- 基于FPGA的FFT☆19Updated 6 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆66Updated 3 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆29Updated 2 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆47Updated 9 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆58Updated 3 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆48Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- ☆38Updated 10 years ago
- SPI interface connect to APB BUS with Verilog HDL☆37Updated 4 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆18Updated 5 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆65Updated last year
- A 32 point radix-2 FFT module written in Verilog☆23Updated 5 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆36Updated 5 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago