cterrill26 / FPGA_AudioVisualizerLinks
Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA development board. Reads audio data from an external mic and displays the frequency components on a VGA monitor.
☆15Updated 4 years ago
Alternatives and similar repositories for FPGA_AudioVisualizer
Users that are interested in FPGA_AudioVisualizer are comparing it to the libraries listed below
Sorting:
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- FIR filter implementation☆26Updated 5 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- configurable cordic core in verilog☆51Updated 10 years ago
- USB2.0 Verilog☆17Updated 6 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆32Updated 6 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆48Updated 5 years ago
- FPGA 同步FIFO与异步FIFO☆31Updated 6 years ago
- SPI interface connect to APB BUS with Verilog HDL☆32Updated 3 years ago
- 基于FPGA的FFT☆17Updated 6 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- ☆10Updated 4 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- AXI4-Stream FIR filter IP☆17Updated 2 years ago
- LMS sound filtering by Verilog☆39Updated 5 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- FIR implemention with Verilog☆48Updated 6 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆70Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆28Updated 4 years ago
- ☆36Updated 9 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆42Updated last year
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Verilog SPI master and slave☆54Updated 9 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago