agostini01 / FPGA_Neural-NetworkLinks
The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the Neural Network part is meant to be generic, thus it can be used along with different hardware setups.
☆29Updated 8 years ago
Alternatives and similar repositories for FPGA_Neural-Network
Users that are interested in FPGA_Neural-Network are comparing it to the libraries listed below
Sorting:
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Updated 7 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 9 years ago
- A convolutional neural network implemented in hardware (verilog)☆159Updated 7 years ago
- An implementation of the CORDIC algorithm in Verilog.☆98Updated 6 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆154Updated 7 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 7 years ago
- Verilog module for calculation of FFT.☆178Updated 12 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated 11 months ago
- FPGA implementation of Cellular Neural Network (CNN)☆141Updated 7 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆60Updated 3 years ago
- A utility for Composing FPGA designs from Peripherals☆182Updated 7 months ago
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆102Updated 6 years ago
- Fixed Point Math Library for Verilog☆138Updated 11 years ago
- ☆44Updated 5 years ago
- ☆88Updated 2 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆213Updated 5 years ago
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 4 years ago
- IP operations in verilog (simulation and implementation on ice40)☆58Updated 5 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 4 years ago
- ☆108Updated 6 years ago
- Mathematical Functions in Verilog☆93Updated 4 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago