agostini01 / FPGA_Neural-NetworkLinks
The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the Neural Network part is meant to be generic, thus it can be used along with different hardware setups.
☆29Updated 8 years ago
Alternatives and similar repositories for FPGA_Neural-Network
Users that are interested in FPGA_Neural-Network are comparing it to the libraries listed below
Sorting:
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 8 years ago
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Updated 8 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆62Updated 3 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆142Updated 7 years ago
- Verilog module for calculation of FFT.☆186Updated 13 years ago
- ☆46Updated 5 years ago
- ☆25Updated 7 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 7 years ago
- ☆109Updated 6 years ago
- Verilog library for implementing neural networks.☆26Updated 11 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 4 years ago
- ☆83Updated 5 years ago
- A convolutional neural network implemented in hardware (verilog)☆164Updated 8 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆104Updated 6 years ago
- An implementation of the CORDIC algorithm in Verilog.☆102Updated 6 years ago
- Fixed Point Math Library for Verilog☆143Updated 11 years ago
- ☆27Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- IP operations in verilog (simulation and implementation on ice40)☆61Updated 6 years ago
- A repository of IPs for hardware computer vision (FPGA)☆97Updated 10 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆104Updated 7 years ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆72Updated 13 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago