agostini01 / FPGA_Neural-NetworkLinks
The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the Neural Network part is meant to be generic, thus it can be used along with different hardware setups.
☆28Updated 8 years ago
Alternatives and similar repositories for FPGA_Neural-Network
Users that are interested in FPGA_Neural-Network are comparing it to the libraries listed below
Sorting:
- Verilog library for implementing neural networks.☆26Updated 10 years ago
- Artificial Neural Network on Altera DE2☆35Updated 9 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- A multi-board Extended Kalman Filter (EKF)☆32Updated 6 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆141Updated 7 years ago
- ☆107Updated 5 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆59Updated 2 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated 9 months ago
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Updated 7 years ago
- Python tools for Vivado Projects☆73Updated 6 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 6 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆34Updated 7 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- ☆12Updated 7 years ago
- ☆25Updated 7 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- Expiremental Speech Recognition System using VHDL & MATLAB.☆45Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- A utility for Composing FPGA designs from Peripherals☆179Updated 5 months ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆101Updated 6 years ago
- Yet Another RISC-V Implementation☆93Updated 8 months ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- RFID tag and tester in Verilog☆37Updated 12 years ago
- Verilog module for calculation of FFT.☆174Updated 12 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 7 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago