The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the Neural Network part is meant to be generic, thus it can be used along with different hardware setups.
☆29Feb 4, 2017Updated 9 years ago
Alternatives and similar repositories for FPGA_Neural-Network
Users that are interested in FPGA_Neural-Network are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Artificial Neural Network on Altera DE2☆35Oct 8, 2015Updated 11 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆21Feb 12, 2018Updated 8 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆145Mar 30, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Voice Recognition using FPGA-Based Neural Networks☆15Jul 6, 2016Updated 10 years ago
- ☆22Dec 26, 2016Updated 9 years ago
- An RS232 communication controller implemented in VHDL☆16Jun 23, 2026Updated 3 months ago
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 11 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆49Aug 31, 2017Updated 9 years ago
- A basic SD Card SPI interface in VHDL, supports SD V1, V2 and SDHC☆26Sep 29, 2014Updated 12 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Photoshop Actions to mimic Instagram filters☆11Jan 3, 2017Updated 9 years ago
- A VHDL implementation of an Ethernet MAC☆17Aug 13, 2012Updated 14 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- high level VHDL floating point library for synthesis in fpga☆18Updated this week
- VHDL implementation of CCSDS123 compression standard☆11Mar 30, 2019Updated 7 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Oct 7, 2026Updated last week
- Arline Quantum is an open-source library providing basic functionality for creating and manipulating quantum circuits. It also contains a…☆16Jan 1, 2024Updated 2 years ago
- MSP430F5529 Code Example☆12Jun 20, 2018Updated 8 years ago
- UartOscilloscope(Uart介面示波器)☆12Updated this week
- NN on FPGA☆22Jun 10, 2017Updated 9 years ago
- ☆11Feb 28, 2016Updated 10 years ago
- A scalable, containerized backend system for an e-commerce platform, built using a microservices architecture. https://roadmap.sh/project…☆28Sep 14, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Image Processing on FPGA using VHDL☆43Jul 19, 2014Updated 12 years ago
- Network packet parser generator☆54Sep 11, 2020Updated 6 years ago
- A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog☆19May 29, 2017Updated 9 years ago
- This is the final project for the BP NN FPGA implementation☆11Jan 14, 2017Updated 9 years ago
- my vim/neovim config☆15Feb 22, 2021Updated 5 years ago
- MPU6050 interface for fpga☆11May 9, 2020Updated 6 years ago
- An indoor positioning system relying on time difference of arrival measurements of ultrasonic pings from fixed transmitters.☆12May 15, 2015Updated 11 years ago
- ☆12Jul 16, 2023Updated 3 years ago
- GPS receiver for gnuradio☆13Mar 11, 2017Updated 9 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- PS/2 Keyboard IP written in VHDL for Xilinx FPGA☆18Jul 11, 2015Updated 11 years ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 8 years ago
- Time to Digital Converter (TDC)☆38Dec 27, 2020Updated 5 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆87Dec 23, 2018Updated 7 years ago
- ☆27Nov 2, 2017Updated 8 years ago
- 微信小程序之记事本☆11Jun 6, 2018Updated 8 years ago
- unsigned Radix-2 SRT division,基2除法☆17May 12, 2015Updated 11 years ago