The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the Neural Network part is meant to be generic, thus it can be used along with different hardware setups.
☆29Feb 4, 2017Updated 9 years ago
Alternatives and similar repositories for FPGA_Neural-Network
Users that are interested in FPGA_Neural-Network are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Dec 17, 2015Updated 10 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆21Feb 12, 2018Updated 8 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL for basic floating-point operations.☆31Oct 2, 2018Updated 7 years ago
- An RS232 communication controller implemented in VHDL☆16Jun 23, 2026Updated last month
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 11 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆49Aug 31, 2017Updated 8 years ago
- A basic SD Card SPI interface in VHDL, supports SD V1, V2 and SDHC☆26Sep 29, 2014Updated 11 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Photoshop Actions to mimic Instagram filters☆11Jan 3, 2017Updated 9 years ago
- A VHDL implementation of an Ethernet MAC☆17Aug 13, 2012Updated 14 years ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL implementation of CCSDS123 compression standard☆11Mar 30, 2019Updated 7 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Jul 16, 2026Updated 3 weeks ago
- Projects in C/C++ for STM32F103C8T6, STM32F030F4P6 and STM32F746ZGT6 32-bit ARM Microcontrollers☆11Feb 3, 2026Updated 6 months ago
- UartOscilloscope(Uart介面示波器)☆12Updated this week
- NN on FPGA☆22Jun 10, 2017Updated 9 years ago
- ☆11Feb 28, 2016Updated 10 years ago
- Command line tool for Tsinghua University network authentication☆27Aug 23, 2019Updated 6 years ago
- Image Processing on FPGA using VHDL☆43Jul 19, 2014Updated 12 years ago
- Network packet parser generator☆53Sep 11, 2020Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆11Apr 6, 2016Updated 10 years ago
- MPU6050 interface for fpga☆11May 9, 2020Updated 6 years ago
- An indoor positioning system relying on time difference of arrival measurements of ultrasonic pings from fixed transmitters.☆12May 15, 2015Updated 11 years ago
- A pure C Bitset implementation.☆20Jun 25, 2016Updated 10 years ago
- ☆12Jul 16, 2023Updated 3 years ago
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Sep 3, 2017Updated 8 years ago
- Plotting widget for imgui☆10Oct 9, 2020Updated 5 years ago
- GPS receiver for gnuradio☆13Mar 11, 2017Updated 9 years ago
- Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…☆24May 15, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Time to Digital Converter (TDC)☆38Dec 27, 2020Updated 5 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆87Dec 23, 2018Updated 7 years ago
- 微信小程序之记事本☆11Jun 6, 2018Updated 8 years ago
- unsigned Radix-2 SRT division,基2除法☆17May 12, 2015Updated 11 years ago
- BECE_Notes 📚 A comprehensive collection of organized study materials for Bachelor in Computer Engineering at Pokhara University. Contain…☆21Jun 21, 2026Updated last month
- ☆13Jul 11, 2014Updated 12 years ago
- General purpose RF IQ modulator using VGA graphics DAC☆11May 16, 2016Updated 10 years ago