agostini01 / FPGA_Neural-NetworkLinks
The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the Neural Network part is meant to be generic, thus it can be used along with different hardware setups.
☆29Updated 8 years ago
Alternatives and similar repositories for FPGA_Neural-Network
Users that are interested in FPGA_Neural-Network are comparing it to the libraries listed below
Sorting:
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 8 years ago
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Updated 8 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆105Updated 7 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆141Updated 7 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 5 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆67Updated 9 years ago
- A convolutional neural network implemented in hardware (verilog)☆165Updated 8 years ago
- ☆88Updated 2 years ago
- Verilog module for calculation of FFT.☆190Updated 13 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 7 years ago
- IP operations in verilog (simulation and implementation on ice40)☆61Updated 6 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆15Updated 8 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43Updated 5 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆61Updated 3 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 10 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- An implementation of the CORDIC algorithm in Verilog.☆105Updated 7 years ago
- Python tools for Vivado Projects☆72Updated 6 years ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- ☆109Updated 6 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆219Updated 5 years ago
- Hot & Spicy tool suite☆23Updated 3 years ago
- Verilog Content Addressable Memory Module☆113Updated 3 years ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆73Updated 13 years ago
- Artificial Neural Network on Altera DE2☆35Updated 10 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆70Updated 8 years ago