The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the Neural Network part is meant to be generic, thus it can be used along with different hardware setups.
☆29Feb 4, 2017Updated 9 years ago
Alternatives and similar repositories for FPGA_Neural-Network
Users that are interested in FPGA_Neural-Network are comparing it to the libraries listed below
Sorting:
- This repo is for ECE44x (Fall2015-Spring2016)☆20Feb 12, 2018Updated 8 years ago
- Voice Recognition using FPGA-Based Neural Networks☆15Jul 6, 2016Updated 9 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆16Jan 10, 2018Updated 8 years ago
- ☆12Sep 5, 2017Updated 8 years ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 2 months ago
- ☆14Dec 17, 2015Updated 10 years ago
- An RS232 communication controller implemented in VHDL☆16Aug 17, 2014Updated 11 years ago
- A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog☆17May 29, 2017Updated 8 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Feb 8, 2026Updated 3 weeks ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆49Aug 31, 2017Updated 8 years ago
- ☆12May 21, 2024Updated last year
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Sep 3, 2017Updated 8 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- VHDL Library for implementing common DSP functionality.☆31Oct 5, 2018Updated 7 years ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- Command line tool for Tsinghua University network authentication☆27Aug 23, 2019Updated 6 years ago
- MPU6050 interface for fpga☆10May 9, 2020Updated 5 years ago
- ☆11Apr 3, 2017Updated 8 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- A framework, data and configs for generating and building Tesseract OCR lang.traineddata model files, specifically for Japanese☆10Dec 9, 2013Updated 12 years ago
- ☆11Oct 10, 2018Updated 7 years ago
- AES-128 hardware implementation☆33May 4, 2020Updated 5 years ago
- VHDL description of the custom Demolicious GPU. Built during a single semester at NTNU☆39Jan 31, 2017Updated 9 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆86Dec 23, 2018Updated 7 years ago
- A repository of IPs for hardware computer vision (FPGA)☆97Oct 21, 2015Updated 10 years ago
- Speech ANDroid Apps☆20Jan 22, 2014Updated 12 years ago
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- Sargon Chess for CP/M☆11May 12, 2021Updated 4 years ago
- (Labeled) Latent Dirichlet Allocation on a sentence level with Gibbs Sampling☆10Mar 27, 2014Updated 11 years ago
- UartOscilloscope(Uart介面示波器)☆11Updated this week
- A simple to use VHDL module to display text on VGA display.☆38Dec 16, 2013Updated 12 years ago
- A super-customizable cumulative flow diagram, aka a CFD, for Rally☆11Feb 15, 2018Updated 8 years ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 7 years ago
- Create cross repository milestones in Github☆10Nov 10, 2025Updated 3 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Main repo of the OOP class☆11Oct 16, 2017Updated 8 years ago
- A scalable, containerized backend system for an e-commerce platform, built using a microservices architecture. https://roadmap.sh/project…☆21Sep 14, 2025Updated 5 months ago