The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely available components.
☆26Sep 26, 2024Updated last year
Alternatives and similar repositories for CEP
Users that are interested in CEP are comparing it to the libraries listed below
Sorting:
- The SoC used for the beta phase of Hack@DAC 2018.☆18May 14, 2020Updated 5 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆24Feb 11, 2025Updated last year
- ☆13Apr 25, 2025Updated 10 months ago
- ☆36Mar 12, 2026Updated last week
- Hdl21 Schematics☆16Jan 24, 2024Updated 2 years ago
- Interchange formats for chip design.☆38Feb 15, 2026Updated last month
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 5 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆22Oct 25, 2024Updated last year
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆120Nov 10, 2025Updated 4 months ago
- ☆10Nov 2, 2023Updated 2 years ago
- ☆14Apr 29, 2024Updated last year
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆19Oct 22, 2025Updated 4 months ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆58Oct 27, 2024Updated last year
- SystemC Design of a Master/Slave I2C Bus☆18Aug 14, 2015Updated 10 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆40Jun 10, 2021Updated 4 years ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week
- Python binding for KLU solver☆11Apr 6, 2016Updated 9 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆129Mar 6, 2026Updated 2 weeks ago
- Run rocket-chip on FPGA☆77Nov 16, 2025Updated 4 months ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆14Dec 3, 2022Updated 3 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆12Jul 6, 2025Updated 8 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆84Jan 28, 2026Updated last month
- DDA solver for the van der Pol oscillator using 16-bit posits☆28Jan 23, 2025Updated last year
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Jul 17, 2019Updated 6 years ago
- Cython implementation of Moattar and Homayounpour's Voice Activity Detection (VAD) algorithm fast enough for real-time on an RPi 3.☆12Aug 18, 2018Updated 7 years ago
- ☆22Aug 21, 2025Updated 7 months ago
- A basic implementation of a SAT attack on logic locking.☆13Jun 30, 2021Updated 4 years ago
- A version of the HDMI2USB firmware based around the misoc+migen tools produced by m-labs.☆15Aug 4, 2019Updated 6 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆72Mar 31, 2018Updated 7 years ago
- Python bindings for AsmJit☆12Aug 13, 2012Updated 13 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- Web app to design circuit schematics.☆20Jul 14, 2017Updated 8 years ago
- Hack@DAC 2021☆18Jul 24, 2024Updated last year
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆34Dec 25, 2025Updated 2 months ago