CommonEvaluationPlatform / CEP
The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely available components.
☆20Updated 2 months ago
Related projects: ⓘ
- A Fast, Low-Overhead On-chip Network☆115Updated this week
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆23Updated 3 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆48Updated last month
- ☆68Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆43Updated 3 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆72Updated 5 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆30Updated last year
- IEEE 754 floating point library in system-verilog and vhdl☆53Updated 3 months ago
- RISC-V Verification Interface☆70Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆16Updated 5 months ago
- ☆38Updated 8 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆59Updated 2 months ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆15Updated last year
- BlackParrot on Zynq☆25Updated last week
- Advanced Architecture Labs with CVA6☆43Updated 8 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆45Updated 4 years ago
- A demo system for Ibex including debug support and some peripherals☆51Updated 3 weeks ago
- Examples for creating AXI-interfaced peripherals in Chisel☆70Updated 8 years ago
- zero-riscy CPU Core☆13Updated 6 years ago
- ☆76Updated 2 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆51Updated 8 months ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆51Updated 3 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆17Updated 5 years ago
- ☆44Updated 3 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆80Updated 3 years ago
- ideas and eda software for vlsi design☆45Updated last week
- RISC-V Matrix Specification☆14Updated 2 weeks ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆11Updated 3 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆109Updated last month
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆85Updated 3 weeks ago
- Mathematical Functions in Verilog☆82Updated 3 years ago