The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely available components.
☆26Sep 26, 2024Updated last year
Alternatives and similar repositories for CEP
Users that are interested in CEP are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The SoC used for the beta phase of Hack@DAC 2018.☆17May 14, 2020Updated 6 years ago
- ☆13Apr 25, 2025Updated last year
- All the tools you need to reproduce the CellIFT paper experiments☆24Feb 11, 2025Updated last year
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- ☆36Apr 22, 2026Updated 2 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆14Apr 29, 2024Updated 2 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆14Aug 12, 2020Updated 5 years ago
- Interchange formats for chip design.☆39Feb 15, 2026Updated 5 months ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆35Nov 30, 2022Updated 3 years ago
- Hack@DAC 2021☆20Jul 24, 2024Updated last year
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆24Mar 25, 2025Updated last year
- ☆10Nov 2, 2023Updated 2 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆22Oct 25, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆128Nov 10, 2025Updated 8 months ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 8 months ago
- SystemC Design of a Master/Slave I2C Bus☆18Aug 14, 2015Updated 10 years ago
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated last year
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆61Oct 27, 2024Updated last year
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆41Jun 10, 2021Updated 5 years ago
- ☆17Jan 1, 2021Updated 5 years ago
- Netlist API (and more) for EDA flow development☆149Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Python binding for KLU solver☆11Apr 6, 2016Updated 10 years ago
- ☆27Apr 14, 2026Updated 3 months ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆132Mar 6, 2026Updated 4 months ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Web-based HDL diagramming tool☆85May 1, 2023Updated 3 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆13Jul 6, 2025Updated last year
- Data analysis tool for splatoon stats downloaded with: https://github.com/frozenpandaman/s3s☆10Sep 17, 2024Updated last year
- ☆24Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Updated this week
- Filelist generator☆21Jun 23, 2026Updated 3 weeks ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆19Jul 17, 2019Updated 7 years ago
- A version of the HDMI2USB firmware based around the misoc+migen tools produced by m-labs.☆15Aug 4, 2019Updated 6 years ago
- A basic implementation of a SAT attack on logic locking.☆13Jun 30, 2021Updated 5 years ago
- A Single-path Delay Feedback FFT Generator☆15Mar 20, 2024Updated 2 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆74Mar 31, 2018Updated 8 years ago