The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely available components.
☆26Sep 26, 2024Updated last year
Alternatives and similar repositories for CEP
Users that are interested in CEP are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The SoC used for the beta phase of Hack@DAC 2018.☆18May 14, 2020Updated 6 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆24Feb 11, 2025Updated last year
- ☆13Apr 25, 2025Updated last year
- ☆37Apr 22, 2026Updated 3 weeks ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A mixed-signal system on chip for nanopore-based DNA sequencing☆36Nov 30, 2022Updated 3 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆14Aug 12, 2020Updated 5 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆22Oct 25, 2024Updated last year
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆123Nov 10, 2025Updated 6 months ago
- ☆10Nov 2, 2023Updated 2 years ago
- ☆14Apr 29, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 6 months ago
- An HBM FPGA based SpMV Accelerator☆18Aug 29, 2024Updated last year
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆59Oct 27, 2024Updated last year
- SystemC Design of a Master/Slave I2C Bus☆18Aug 14, 2015Updated 10 years ago
- ☆17Jan 1, 2021Updated 5 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆41Jun 10, 2021Updated 4 years ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆137Updated this week
- Python binding for KLU solver☆11Apr 6, 2016Updated 10 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆130Mar 6, 2026Updated 2 months ago
- Run rocket-chip on FPGA☆76Nov 16, 2025Updated 6 months ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆14Dec 3, 2022Updated 3 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆13Jul 6, 2025Updated 10 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆98May 10, 2026Updated last week
- DDA solver for the van der Pol oscillator using 16-bit posits☆28Jan 23, 2025Updated last year
- A basic implementation of a SAT attack on logic locking.☆13Jun 30, 2021Updated 4 years ago
- A version of the HDMI2USB firmware based around the misoc+migen tools produced by m-labs.☆15Aug 4, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- Web app to design circuit schematics.☆20Jul 14, 2017Updated 8 years ago
- Hack@DAC 2021☆19Jul 24, 2024Updated last year
- ☆24Apr 14, 2026Updated last month
- ☆61Nov 10, 2023Updated 2 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆73Mar 31, 2018Updated 8 years ago
- ☆14Jun 12, 2023Updated 2 years ago