CommonEvaluationPlatform / CEP
The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely available components.
☆22Updated 7 months ago
Alternatives and similar repositories for CEP
Users that are interested in CEP are comparing it to the libraries listed below
Sorting:
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆72Updated 3 weeks ago
- Advanced Architecture Labs with CVA6☆59Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 4 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated 3 weeks ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆59Updated 3 years ago
- A demo system for Ibex including debug support and some peripherals☆63Updated 2 weeks ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆26Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 7 months ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated 2 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated 10 months ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- Platform Level Interrupt Controller☆40Updated last year
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆53Updated 2 weeks ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- General Purpose AXI Direct Memory Access☆49Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 4 years ago
- Project repo for the POSH on-chip network generator☆45Updated last month
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆54Updated last year
- ☆93Updated last year
- A Standalone Structural Verilog Parser☆91Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆41Updated 2 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆23Updated 6 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆64Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 6 months ago