The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely available components.
☆26Sep 26, 2024Updated last year
Alternatives and similar repositories for CEP
Users that are interested in CEP are comparing it to the libraries listed below
Sorting:
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 5 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- ☆12Apr 25, 2025Updated 10 months ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- Hdl21 Schematics☆16Jan 24, 2024Updated 2 years ago
- Interchange formats for chip design.☆36Feb 15, 2026Updated 2 weeks ago
- The SoC used for the beta phase of Hack@DAC 2018.☆18May 14, 2020Updated 5 years ago
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆39Jun 10, 2021Updated 4 years ago
- ☆51Apr 8, 2024Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Feb 8, 2026Updated 3 weeks ago
- All the tools you need to reproduce the CellIFT paper experiments☆24Feb 11, 2025Updated last year
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆22Oct 25, 2024Updated last year
- Converts GDSII files to STL files.☆52Apr 22, 2020Updated 5 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- DDA solver for the van der Pol oscillator using 16-bit posits☆28Jan 23, 2025Updated last year
- ☆26Jul 27, 2017Updated 8 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆30Jul 30, 2022Updated 3 years ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week
- ☆36Feb 2, 2026Updated 3 weeks ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- Tools for working with circuits as graphs in python☆126Nov 17, 2023Updated 2 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆77Mar 28, 2025Updated 11 months ago
- A current mode buck converter on the SKY130 PDK☆34Jun 17, 2021Updated 4 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆34Feb 14, 2024Updated 2 years ago
- KLayout Web Viewer☆33Feb 21, 2025Updated last year
- ☆33Nov 25, 2022Updated 3 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 5 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- Verilog hardware abstraction library☆46Updated this week
- FRAME: Fast Roofline Analytical Modeling and Estimation☆39Oct 13, 2023Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆101Feb 20, 2026Updated last week
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Jan 13, 2023Updated 3 years ago
- Open Component Portability Infrastructure☆62May 1, 2021Updated 4 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Mar 8, 2021Updated 4 years ago