FPGA accelerated ray tracer, implemented in C++ and HLS
☆29May 10, 2016Updated 10 years ago
Alternatives and similar repositories for fpga-trace
Users that are interested in fpga-trace are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- A Full Hardware Real-Time Ray-Tracer☆116Nov 16, 2025Updated 9 months ago
- Colecciones para el tutorial Electrónica digital para Makers con FPGAs Libres☆11Dec 4, 2018Updated 7 years ago
- ☆20May 8, 2012Updated 14 years ago
- autonomous driving contest reference kit☆10Dec 2, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Javascript library for generating blocks for the ICEstudio FPGA development environment☆10Jul 31, 2018Updated 8 years ago
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Jul 16, 2026Updated last month
- a few utilities to analyze Caffe prototxt files☆16Sep 27, 2017Updated 8 years ago
- PCB to breakout 8-lane PCI Express to SATA connectors, for use with FPGAs☆25Sep 17, 2013Updated 12 years ago
- SwapForth J1a processor for Icestudio☆12Aug 28, 2020Updated 5 years ago
- A Rust library for high performance directory walking using libc fts.☆18Dec 12, 2023Updated 2 years ago
- ☆11Jun 3, 2020Updated 6 years ago
- Unit testing for cocotb☆11Aug 6, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Raspberry Pi cluster with OpenMPI☆14May 13, 2017Updated 9 years ago
- ☆14Oct 10, 2016Updated 9 years ago
- A compact hash algorithm for CPUs and GPUs using OpenCL☆15Sep 26, 2020Updated 5 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Jun 12, 2019Updated 7 years ago
- VHDL for basic floating-point operations.☆31Oct 2, 2018Updated 7 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆49Aug 31, 2017Updated 8 years ago
- A basic GPU for altera FPGAs☆96Sep 18, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆10Apr 8, 2021Updated 5 years ago
- ☆15Dec 30, 2021Updated 4 years ago
- Reference implementations of the GIMLI permutation☆15Jul 9, 2017Updated 9 years ago
- Optimize any image by chroma subsampling and optimized huffman coding in Python. Basically, using JPEG algorithm!☆18Jan 31, 2026Updated 6 months ago
- Verilog parsing and generator crate.☆22Apr 16, 2020Updated 6 years ago
- Procedural Voxel Terrain Raycaster with Hitpoint Refinement and Screen Space Displacement Mapping☆27Aug 5, 2015Updated 11 years ago
- ☆13Aug 10, 2014Updated 12 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆37May 4, 2026Updated 3 months ago
- ☆16Sep 24, 2023Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Co-processor for whole genome alignment☆13Jun 6, 2020Updated 6 years ago
- A real time Histogram of Oriented Gradients Implementation on FPGA☆32Jul 21, 2018Updated 8 years ago
- DynamicVINO is an open-source C++ library for establishing easy-to-use, extensible and scalable deep learning inference system for Intel…☆14Aug 21, 2018Updated 7 years ago
- ☆17Aug 16, 2023Updated 3 years ago
- OpenTitan: Open source silicon root of trust☆10Feb 5, 2020Updated 6 years ago
- ☆13Oct 25, 2024Updated last year
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆15Mar 29, 2020Updated 6 years ago