StereoNinja / StereoNinjaFPGA
Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board
☆30Updated 2 years ago
Alternatives and similar repositories for StereoNinjaFPGA
Users that are interested in StereoNinjaFPGA are comparing it to the libraries listed below
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆14Updated 3 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆29Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Portable HyperRAM controller☆54Updated 5 months ago
- Master-thesis-final☆19Updated last year
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆26Updated 5 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 4 months ago
- Collection of projects for various FPGA development boards☆44Updated last year
- sump3 logic analyzer☆19Updated 2 weeks ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆16Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- ☆34Updated last year
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- CRUVI Standard Specifications☆19Updated last year
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆18Updated this week
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- ☆45Updated 2 years ago
- 🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).☆21Updated 3 years ago
- Simplified environment for litex☆14Updated 4 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆26Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 2 months ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated last week