Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board
☆34May 15, 2023Updated 3 years ago
Alternatives and similar repositories for StereoNinjaFPGA
Users that are interested in StereoNinjaFPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- My pergola FPGA projects☆30Jun 23, 2021Updated 5 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- ☆18Apr 7, 2022Updated 4 years ago
- Bit streams forthe Ulx3s ECP5 device☆19Apr 9, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- ☆11Aug 29, 2026Updated last month
- Some materials and sample source for RV32 OS projects.☆22May 31, 2022Updated 4 years ago
- A catalog of my old-school GFX effects☆44Jan 30, 2024Updated 2 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆17Apr 6, 2020Updated 6 years ago
- ☆30Dec 22, 2020Updated 5 years ago
- Hardware/Firmware/CAD files for a DIY HitClips cartridge☆15Jan 9, 2022Updated 4 years ago
- LED blink example design for the Arrow DECA FPGA board☆16Jul 30, 2021Updated 5 years ago
- ☆12Jun 4, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 360nosc0pe Yocto build environment☆13Aug 27, 2018Updated 8 years ago
- ☆18Jul 23, 2018Updated 8 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆99May 8, 2026Updated 5 months ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆41Sep 18, 2024Updated 2 years ago
- A simple (audio) synthesizer on the iCEBreaker FPGA.☆28Jan 26, 2020Updated 6 years ago
- nMigen examples for the ULX3S board☆12May 5, 2022Updated 4 years ago
- WCH CH569 SerDes Reverse Engineering☆31Aug 13, 2022Updated 4 years ago
- The implementation of AD9371 on KC705☆21Jun 10, 2025Updated last year
- Firmware and Gateware for the DiVA platform.☆14Sep 8, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VHDL , ModelSIM, Quartus, FPGA, Image Processing☆17Jan 19, 2019Updated 7 years ago
- Soft USB for LiteX☆51Oct 6, 2025Updated last year
- A repository with all my custom footprints and 3d models for KiCad☆36Dec 15, 2025Updated 9 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated last year
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆27May 17, 2022Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated 2 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆76Jul 25, 2023Updated 3 years ago
- ☆14Aug 27, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CRUVI Standard Specifications☆21May 6, 2024Updated 2 years ago
- GsD style kicad Libraries☆10Apr 4, 2020Updated 6 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.☆53Nov 23, 2013Updated 12 years ago
- Master-thesis-final☆20Oct 9, 2023Updated 3 years ago
- ☆25Sep 12, 2021Updated 5 years ago
- RGB to YPbPr converter☆15Jun 17, 2026Updated 3 months ago