VLSIDA / OpenCacheLinks
An open-source custom cache generator.
☆34Updated last year
Alternatives and similar repositories for OpenCache
Users that are interested in OpenCache are comparing it to the libraries listed below
Sorting:
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- Demo SoC for SiliconCompiler.☆62Updated 2 weeks ago
- ☆109Updated 2 months ago
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- ☆38Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- Mutation Cover with Yosys (MCY)☆88Updated last week
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- ☆50Updated last month
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- ☆32Updated 2 years ago
- A SystemVerilog source file pickler.☆60Updated last year
- Simple runtime for Pulp platforms☆49Updated 3 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- HW Design Collateral for Caliptra RoT IP☆113Updated this week
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated last week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆116Updated 5 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago