An open-source custom cache generator.
☆34Mar 14, 2024Updated 2 years ago
Alternatives and similar repositories for OpenCache
Users that are interested in OpenCache are comparing it to the libraries listed below
Sorting:
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Nov 10, 2025Updated 4 months ago
- ☆45Mar 2, 2023Updated 3 years ago
- ☆16Jan 25, 2026Updated last month
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 9 years ago
- ☆59Mar 31, 2025Updated 11 months ago
- Easy SMT solver interaction☆34Feb 3, 2026Updated last month
- ☆27Apr 28, 2020Updated 5 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- Multiple 1-stencil implementations using nvidia cuda.☆13Dec 2, 2017Updated 8 years ago
- PPC instruction tests☆11Jan 22, 2024Updated 2 years ago
- Native Rust implementation of the FST waveform format from GTKWave.☆13Mar 12, 2026Updated last week
- Kicad Library to pretify your schematic with pride flags.☆16Nov 13, 2022Updated 3 years ago
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- ☆33Jan 7, 2025Updated last year
- ☆13Mar 10, 2026Updated last week
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- An open-source static random access memory (SRAM) compiler.☆1,021Mar 12, 2026Updated last week
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- 4096bit Iterative digit-digit Montgomery Multiplication in Verilog☆18Apr 18, 2022Updated 3 years ago
- ☆21Apr 8, 2019Updated 6 years ago
- Baremetal Backtracing on RISC-V☆16Jun 22, 2021Updated 4 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated 2 months ago
- The open-source Zynq 7000 BSP generator for openXC7☆53Jan 21, 2025Updated last year
- Used for hardware trojan detection(Based on Trust_Hub)☆10Jul 30, 2019Updated 6 years ago
- A SLEIGH processor spec for Ghidra for the GameCube DSP☆20Apr 27, 2025Updated 10 months ago
- ☆20Mar 3, 2026Updated 2 weeks ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆336Dec 2, 2025Updated 3 months ago
- ECE 5745 Tutorial 8: SRAM Generators☆14Mar 5, 2022Updated 4 years ago
- amd-nv-tool can extract and modify information from BIOS images of AMD systems☆14Jan 7, 2026Updated 2 months ago
- ☆19Jul 12, 2024Updated last year
- Approximate convex decomposition(ACD)☆10Sep 9, 2023Updated 2 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆32Jul 2, 2025Updated 8 months ago
- Read and write VCD (Value Change Dump) files in Rust☆45Feb 27, 2024Updated 2 years ago
- BTB-X HPCA23 code☆13Jan 6, 2023Updated 3 years ago
- ☆24Apr 18, 2021Updated 4 years ago
- Some documentation on the SNES PPUs☆15May 29, 2024Updated last year
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago