OpenCAPI / oc-accelLinks
OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology
☆73Updated last year
Alternatives and similar repositories for oc-accel
Users that are interested in oc-accel are comparing it to the libraries listed below
Sorting:
- CAPI SNAP Framework Hardware and Software☆110Updated 4 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Next generation CGRA generator☆118Updated this week
- Verilog Content Addressable Memory Module☆115Updated 3 years ago
- The Task Parallel System Composer (TaPaSCo)☆116Updated last week
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆134Updated 4 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆173Updated this week
- Advanced Interface Bus (AIB) die-to-die hardware open source☆146Updated last year
- ☆74Updated 5 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Updated 4 years ago
- A Style Guide for the Chisel Hardware Construction Language☆109Updated 4 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆175Updated 5 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆29Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆195Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 6 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆82Updated 3 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- ☆68Updated 3 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆98Updated 2 months ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- ☆88Updated 3 years ago