OpenCAPI / oc-accelLinks
OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology
☆71Updated last year
Alternatives and similar repositories for oc-accel
Users that are interested in oc-accel are comparing it to the libraries listed below
Sorting:
- CAPI SNAP Framework Hardware and Software☆110Updated 4 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Verilog Content Addressable Memory Module☆111Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 8 months ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆132Updated 4 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- The Task Parallel System Composer (TaPaSCo)☆111Updated 4 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- ☆67Updated 2 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆26Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last week
- Next generation CGRA generator☆114Updated this week
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- ☆66Updated 4 years ago
- NVMe Controller featuring Hardware Acceleration☆93Updated 4 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated this week
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆165Updated 2 weeks ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- ☆78Updated 10 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated 11 months ago
- OmniXtend cache coherence protocol☆82Updated 3 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- PCI express simulation framework for Cocotb☆179Updated 3 weeks ago