OpenCAPI / oc-accelLinks
OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology
☆73Updated last year
Alternatives and similar repositories for oc-accel
Users that are interested in oc-accel are comparing it to the libraries listed below
Sorting:
- CAPI SNAP Framework Hardware and Software☆110Updated 4 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 10 months ago
- Verilog Content Addressable Memory Module☆113Updated 3 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆134Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆87Updated 4 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 3 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆144Updated last year
- Next generation CGRA generator☆118Updated last week
- ☆67Updated 2 years ago
- ☆70Updated 4 years ago
- A home for Genesis2 sources.☆43Updated 5 months ago
- The Task Parallel System Composer (TaPaSCo)☆115Updated this week
- Distributed Accelerator OS☆63Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆168Updated last week
- SoCRocket - Core Repository☆38Updated 8 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆143Updated last week
- PCI express simulation framework for Cocotb☆185Updated 3 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- Network on Chip Implementation written in SytemVerilog☆196Updated 3 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆189Updated 3 months ago
- ☆82Updated last year
- ☆88Updated 2 years ago
- OmniXtend cache coherence protocol☆82Updated 6 months ago
- NVMe Controller featuring Hardware Acceleration☆99Updated 4 years ago