OpenCAPI / oc-accelLinks
OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology
☆73Updated last year
Alternatives and similar repositories for oc-accel
Users that are interested in oc-accel are comparing it to the libraries listed below
Sorting:
- CAPI SNAP Framework Hardware and Software☆110Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆133Updated 4 years ago
- ☆26Updated 4 years ago
- Verilog Content Addressable Memory Module☆113Updated 3 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 10 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- The Task Parallel System Composer (TaPaSCo)☆113Updated 2 weeks ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- ☆69Updated 4 years ago
- A home for Genesis2 sources.☆43Updated 4 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆142Updated last year
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆287Updated last month
- Project repo for the POSH on-chip network generator☆52Updated 8 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆189Updated 2 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- Network on Chip Implementation written in SytemVerilog☆194Updated 3 years ago
- ☆79Updated 11 years ago
- ☆81Updated last year
- NVMe Controller featuring Hardware Acceleration☆99Updated 4 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆143Updated 2 weeks ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- FOS - FPGA Operating System☆73Updated 5 years ago