OpenCAPI / oc-accelLinks
OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology
☆68Updated 9 months ago
Alternatives and similar repositories for oc-accel
Users that are interested in oc-accel are comparing it to the libraries listed below
Sorting:
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- CAPI SNAP Framework Hardware and Software☆111Updated 4 years ago
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆126Updated 3 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- ☆58Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- Next generation CGRA generator☆111Updated last week
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 4 months ago
- ☆86Updated last year
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- ☆66Updated 2 years ago
- ☆87Updated 2 years ago
- Project repo for the POSH on-chip network generator☆46Updated 2 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Home of the Advanced Interface Bus (AIB) specification.☆52Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 8 months ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago