☆37Jun 19, 2019Updated 6 years ago
Alternatives and similar repositories for checkmate
Users that are interested in checkmate are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Jun 22, 2017Updated 8 years ago
- PipeProof☆11Dec 18, 2019Updated 6 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- COATCheck☆13Nov 4, 2018Updated 7 years ago
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆21Jul 4, 2024Updated last year
- Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors☆17Jul 30, 2023Updated 2 years ago
- Creating beautiful gem5 simulations☆49Mar 22, 2021Updated 5 years ago
- ☆20Dec 29, 2014Updated 11 years ago
- ☆15May 30, 2023Updated 2 years ago
- ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.☆19Mar 11, 2026Updated last week
- Papers, Posters, Presentations, Documentation...☆19Jan 9, 2024Updated 2 years ago
- ☆28Mar 31, 2025Updated 11 months ago
- A tool for detecting Spectre vulnerabilities through fuzzing☆46Aug 25, 2021Updated 4 years ago
- My MEng thesis code - verifying a security property for an SoC with Rosette☆17Jun 9, 2021Updated 4 years ago
- ☆102May 27, 2024Updated last year
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆61Apr 27, 2020Updated 5 years ago
- An advanced automated reasoning tool for memory consistency model specifications.☆25Dec 6, 2021Updated 4 years ago
- ☆41Feb 25, 2019Updated 7 years ago
- Dump privileged ARM system registers from usermode using variant 3a of Meltdown☆245Jan 12, 2018Updated 8 years ago
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- AMD Software Development Kit 2.5 Sources☆10Feb 29, 2016Updated 10 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Aug 2, 2019Updated 6 years ago
- Alloy models for automatic synthesis of memory model litmus test suites (from ASPLOS 2017)☆16Jan 26, 2024Updated 2 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- ☆20Jun 12, 2024Updated last year
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆23Aug 22, 2022Updated 3 years ago
- Analyze experimental data with Programming by Navigation☆17Mar 8, 2026Updated 2 weeks ago
- The artifact for SecSMT paper -- Usenix Security 2022☆31Oct 4, 2022Updated 3 years ago
- A Hardware Pipeline Description Language☆58Jul 12, 2025Updated 8 months ago
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆64Aug 9, 2024Updated last year
- The SoC used for the beta phase of Hack@DAC 2018.☆18May 14, 2020Updated 5 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆23Jun 23, 2024Updated last year
- Hardware-assisted Data-flow Isolation☆29Jan 28, 2018Updated 8 years ago
- LEC - Logic Equivalence Checking - Formal Verification☆36Mar 16, 2026Updated last week
- An unofficial copy of MIT's Alloy Analyzer model checking tool.☆20May 30, 2013Updated 12 years ago
- A neural branch predictor tested using CPU emulator, testing both supervised learning and reinforcement learning (for COS 583: Great Mome…☆15May 17, 2017Updated 8 years ago
- Dynamic ControlFlow Graph and DataFlow Graph for Binary-based Optimization☆22Jul 5, 2017Updated 8 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year