The SoC used for the beta phase of Hack@DAC 2018.
☆18May 14, 2020Updated 6 years ago
Alternatives and similar repositories for hackdac_2018_beta
Users that are interested in hackdac_2018_beta are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Code repository for Coppelia tool☆24Nov 12, 2020Updated 5 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- ☆90Jan 20, 2023Updated 3 years ago
- LEC - Logic Equivalence Checking - Formal Verification☆39Updated this week
- ☆21Jun 12, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆29Mar 31, 2025Updated last year
- Papers, Posters, Presentations, Documentation...☆20Jan 9, 2024Updated 2 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆24Feb 11, 2025Updated last year
- ☆18Apr 19, 2026Updated last month
- Data Structures and Algorithms. Contribute and Learn together.☆11Oct 11, 2022Updated 3 years ago
- ILA Model Database☆24Sep 27, 2020Updated 5 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆82Jul 3, 2024Updated last year
- MultiZone free and open API definition☆15Oct 26, 2021Updated 4 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆114May 12, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆11Jul 1, 2025Updated 10 months ago
- Reads a state transition system and performs property checking☆91Sep 12, 2025Updated 8 months ago
- Multi-platform topology-aware memory management library☆12Apr 23, 2020Updated 6 years ago
- A prototype of Concolic Testing engine for SystemVerilog, developed as part of PFN summer internship 2018.☆20Dec 21, 2018Updated 7 years ago
- ☆11Oct 28, 2020Updated 5 years ago
- 中科大 2017 级数字电路实验/组成原理实验的同学经验和资料分享☆12Oct 25, 2019Updated 6 years ago
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 11 years ago
- A simple concurrent queue using std::mutex and std::condition_variable in C++ 11☆16May 12, 2024Updated 2 years ago
- Pono: A flexible and extensible SMT-based model checker☆123May 7, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆10May 12, 2023Updated 3 years ago
- Research Artifact for HPCA'24 Paper: *Modeling, Derivation, and Automated Analysis of Branch Predictor Security Vulnerabilities*.☆11Oct 30, 2025Updated 6 months ago
- Artifact for OSDI '23 Paper "Spoq: Scaling Machine-Checkable Systems Verification in Coq".☆18Aug 8, 2024Updated last year
- ☆37Jun 19, 2019Updated 6 years ago
- CodeChef Code☆10Mar 27, 2026Updated last month
- IBM Spectrum LSF - IBM Cloud☆16Sep 30, 2024Updated last year
- Benchmarking Suite for BDD packages☆24Mar 21, 2026Updated last month
- Panopticon is a complete in-DRAM RowHammer mitigation. This code simulates an implementation of Panopticon in DDR5.☆14Jun 2, 2023Updated 2 years ago
- A new language for optimization☆13May 17, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 8 months ago
- This repository contains some tools to monitor the UNC_CBO_CACHE_LOOKUP event of the C-Boxes.☆12Oct 11, 2017Updated 8 years ago
- ☆14Jul 25, 2024Updated last year
- ☆13Jun 12, 2024Updated last year
- reverse engineering branch predictors☆18Feb 28, 2016Updated 10 years ago
- Lock circuitgraphs using various logic locking techniques☆11May 2, 2023Updated 3 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Aug 2, 2019Updated 6 years ago