The SoC used for the beta phase of Hack@DAC 2018.
☆18May 14, 2020Updated 5 years ago
Alternatives and similar repositories for hackdac_2018_beta
Users that are interested in hackdac_2018_beta are comparing it to the libraries listed below
Sorting:
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- LEC - Logic Equivalence Checking - Formal Verification☆32Updated this week
- ☆89Jan 20, 2023Updated 3 years ago
- ☆20Jun 12, 2024Updated last year
- ☆27Mar 31, 2025Updated 10 months ago
- Papers, Posters, Presentations, Documentation...☆19Jan 9, 2024Updated 2 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- ☆102May 27, 2024Updated last year
- ILA Model Database☆24Sep 27, 2020Updated 5 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆113May 12, 2022Updated 3 years ago
- Data Structures and Algorithms. Contribute and Learn together.☆11Oct 11, 2022Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 5 months ago
- A Modeling and Verification Platform for SoCs using ILAs☆81Jul 3, 2024Updated last year
- Cross-platform Python client for the CodeReef.ai portal to manage portable workflows, reusable automation actions, software detection plu…☆11Mar 27, 2020Updated 5 years ago
- Reads a state transition system and performs property checking☆90Sep 12, 2025Updated 5 months ago
- ☆37Jun 19, 2019Updated 6 years ago
- R for UX Research☆20Jan 27, 2025Updated last year
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆17Oct 21, 2025Updated 4 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Analyze experimental data with Programming by Navigation☆13Updated this week
- Lock circuitgraphs using various logic locking techniques☆11May 2, 2023Updated 2 years ago
- ☆11Aug 23, 2023Updated 2 years ago
- The Unified TileLink Memory Subsystem Tester for XiangShan☆12Jan 7, 2026Updated last month
- ☆10May 12, 2023Updated 2 years ago
- ECE 264 Advanced C Programming☆17Apr 10, 2019Updated 6 years ago
- RV32I Single Cycle Processor (CPU)☆12Nov 14, 2021Updated 4 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- Repository of free educational resources for learning artificial intelligence☆13Jan 24, 2022Updated 4 years ago
- ☆11Jul 1, 2025Updated 7 months ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12May 24, 2019Updated 6 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- Research Artifact for HPCA'24 Paper: *Modeling, Derivation, and Automated Analysis of Branch Predictor Security Vulnerabilities*.☆11Oct 30, 2025Updated 3 months ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆49Apr 22, 2025Updated 10 months ago
- ☆11May 21, 2021Updated 4 years ago
- ☆12Nov 14, 2023Updated 2 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆16Feb 12, 2026Updated 2 weeks ago
- ☆12Apr 25, 2025Updated 10 months ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- ☆22Feb 8, 2026Updated 2 weeks ago