hackdac / hackdac_2018_beta
The SoC used for the beta phase of Hack@DAC 2018.
☆17Updated 4 years ago
Alternatives and similar repositories for hackdac_2018_beta:
Users that are interested in hackdac_2018_beta are comparing it to the libraries listed below
- Code repository for Coppelia tool☆22Updated 4 years ago
- ☆17Updated 8 months ago
- A Modular Open-Source Hardware Fuzzing Framework☆32Updated 3 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆16Updated 3 months ago
- Project Repo for the Simulator Independent Coverage Research☆18Updated last year
- ☆15Updated 3 years ago
- CoreIR Symbolic Analyzer☆63Updated 4 years ago
- Recent papers related to hardware formal verification.☆64Updated last year
- rfuzz: coverage-directed fuzzing for RTL research platform☆102Updated 2 years ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated last year
- ☆17Updated 7 months ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- RTLCheck☆19Updated 6 years ago
- ☆11Updated 8 months ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Updated last year
- ILA Model Database☆22Updated 4 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆18Updated last month
- The HW-CBMC and EBMC Model Checkers for Verilog☆65Updated this week
- ☆21Updated last year
- Fast Symbolic Repair of Hardware Design Code☆22Updated last month
- ☆80Updated 8 months ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 5 years ago
- ☆11Updated last year
- Hardware Model Checker☆30Updated this week
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆17Updated last year
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆61Updated 5 years ago
- The OpenPiton Platform☆28Updated last year
- A Modeling and Verification Platform for SoCs using ILAs☆75Updated 7 months ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆13Updated 6 years ago