stanford-ppl / DAM-RSView external linksLinks
☆25Feb 11, 2025Updated last year
Alternatives and similar repositories for DAM-RS
Users that are interested in DAM-RS are comparing it to the libraries listed below
Sorting:
- ☆26Oct 6, 2023Updated 2 years ago
- Unlimited Vector Extension with Data Streaming Support☆12Nov 25, 2024Updated last year
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆56Jul 22, 2025Updated 6 months ago
- ☆14Feb 28, 2023Updated 2 years ago
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆13Jul 16, 2024Updated last year
- A system-level domain-specific systems-on-chip simulation framework☆20Nov 21, 2022Updated 3 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- ☆23Nov 27, 2025Updated 2 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆167Mar 2, 2023Updated 2 years ago
- Papers, Posters, Presentations, Documentation...☆19Jan 9, 2024Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Feb 15, 2023Updated 2 years ago
- ☆52Jan 16, 2025Updated last year
- Domain-Specific Architecture Generator 2☆22Oct 2, 2022Updated 3 years ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆33Nov 12, 2024Updated last year
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated last year
- The Chronos FPGA Framework to accelerate ordered applications☆22May 20, 2020Updated 5 years ago
- ☆28Feb 26, 2023Updated 2 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- CVA6 softcore contest☆21Feb 3, 2026Updated last week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- A Speculation-Aware Collaborative Dependence Analysis Framework☆28Jun 29, 2024Updated last year
- ☆62Updated this week
- Buda Compiler Backend for Tenstorrent devices☆30Apr 2, 2025Updated 10 months ago
- Collaborative Parallelization Framework (CPF)☆33Aug 8, 2023Updated 2 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Feb 18, 2022Updated 3 years ago
- ☆38Dec 28, 2023Updated 2 years ago
- ☆38Mar 2, 2023Updated 2 years ago
- ☆21Nov 12, 2025Updated 3 months ago
- Heterogeneous simulator for DECADES Project☆32May 23, 2024Updated last year
- Vector search with bounded performance.☆36Jan 26, 2024Updated 2 years ago
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆36May 30, 2025Updated 8 months ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆45Apr 9, 2025Updated 10 months ago
- Automated Repair of Verilog Hardware Descriptions☆35Jan 16, 2025Updated last year
- Materials, slides, and workspace for the gem5 bootcamp 2024☆51Jan 23, 2026Updated 3 weeks ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆12Aug 9, 2019Updated 6 years ago
- Network on chip based neural network accelerator☆10Mar 25, 2021Updated 4 years ago
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆13May 22, 2025Updated 8 months ago
- FlappyBird愤怒的小鸟 c++游戏实现 学习代码☆10Nov 16, 2018Updated 7 years ago