stanford-ppl / DAM-RSLinks
☆22Updated 8 months ago
Alternatives and similar repositories for DAM-RS
Users that are interested in DAM-RS are comparing it to the libraries listed below
Sorting:
- EQueue Dialect☆39Updated 3 years ago
- ☆59Updated 6 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- ☆25Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- ☆18Updated 4 months ago
- ☆32Updated 11 months ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆31Updated 11 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- Polyhedral High-Level Synthesis in MLIR☆34Updated 2 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆28Updated last year
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆13Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆78Updated 6 years ago
- ☆61Updated this week
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆36Updated 10 months ago
- ☆98Updated last year
- A hardware synthesis framework with multi-level paradigm☆41Updated 9 months ago
- ☆59Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- agile hardware-software co-design☆52Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆71Updated last year