Alternatives and similar repositories for DAM-RS

Users that are interested in DAM-RS are comparing it to the libraries listed below

• PolyArch / dsagen2
  Domain-Specific Architecture Generator 2
  ☆21Updated 2 years ago
• cucapra / EventQueue
  EQueue Dialect
  ☆40Updated 3 years ago
• tancheng / mlir-cgra
  An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
  ☆59Updated 7 months ago
• baichen318 / arch-explorer
  ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis
  ☆31Updated last year
• UIUC-ChenLab / ScaleHLS-HIDA
  ☆53Updated 2 months ago
• PolyArch / gem-forge-framework
  ☆25Updated last year
• pku-liang / hestia
  ☆14Updated 2 months ago
• hngenc / stellar
  ☆29Updated 7 months ago
• nqdtan / vck5000_vivado_ulp
  An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000
  ☆12Updated 10 months ago
• PrincetonUniversity / muchiSim
  Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…
  ☆68Updated 11 months ago
• he-actlab / planaria.code
  ☆25Updated 3 years ago
• pku-liang / ksim
  ☆41Updated 4 months ago
• SwarmArch / sim
  ordspecsim: The Swarm architecture simulator
  ☆24Updated 2 years ago
• dovedevic / blimp
  A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.
  ☆18Updated 3 years ago
• ucb-bar / cosa
  A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)
  ☆79Updated last year
• UCLA-VAST / soda-compiler
  Stencil with Optimized Dataflow Architecture Compiler
  ☆16Updated 5 years ago
• pku-liang / Hector
  A hardware synthesis framework with multi-level paradigm
  ☆39Updated 4 months ago
• pku-liang / HASCO
  agile hardware-software co-design
  ☆47Updated 3 years ago
• sfu-arch / muir
  ☆24Updated 4 years ago
• cornell-zhang / allo-pldi24-artifact
  Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"
  ☆24Updated last year
• sfu-arch / X-Cache
  ☆14Updated 2 years ago
• ConvolutedDog / HyFiSS
  HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs
  ☆34Updated 5 months ago
• weiya711 / sam
  ☆18Updated last month
• UIUC-ChenLab / Nimblock
  ☆13Updated last year
• ucb-bar / MoCA
  ☆28Updated 2 years ago
• arc-research-lab / Aries
  ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)
  ☆27Updated this week
• kartik-hegde / mindmappings
  A reference implementation of the Mind Mappings Framework.
  ☆29Updated 3 years ago
• cornell-zhang / GraphLily
  A graph linear algebra overlay
  ☆51Updated 2 years ago
• stonne-simulator / sst-elements-with-stonne
  STONNE Simulator integrated into SST Simulator
  ☆19Updated last year
• TeCSAR-UNCC / gem5-SALAM
  ☆91Updated last year