stanford-ppl / DAM-RS

Related projects ⓘ

Alternatives and complementary repositories for DAM-RS

• PolyArch / dsagen2
  Domain-Specific Architecture Generator 2
  ☆20Updated 2 years ago
• cucapra / EventQueue
  EQueue Dialect
  ☆39Updated 2 years ago
• SwarmArch / sim
  ordspecsim: The Swarm architecture simulator
  ☆24Updated last year
• he-actlab / planaria.code
  ☆25Updated 3 years ago
• stonne-simulator / sst-elements-with-stonne
  STONNE Simulator integrated into SST Simulator
  ☆17Updated 7 months ago
• MPSLab-ASU / DiRAC
  Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators
  ☆28Updated last year
• PolyArch / gem-forge-framework
  ☆21Updated last year
• pku-liang / HASCO
  agile hardware-software co-design
  ☆46Updated 2 years ago
• pku-liang / Cement
  A hardware design framework with a timing-deterministic, Rust-embedded HDL and the compilation flow.
  ☆12Updated 8 months ago
• ucb-bar / cosa
  A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)
  ☆74Updated last year
• tancheng / mlir-cgra
  An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
  ☆53Updated last month
• pku-liang / Hector
  A hardware synthesis framework with multi-level paradigm
  ☆37Updated last year
• baichen318 / arch-explorer
  ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis
  ☆30Updated 9 months ago
• sfu-arch / X-Cache
  ☆14Updated 2 years ago
• MPSLab-ASU / dMazeRunner
  dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators
  ☆44Updated 2 years ago
• PKUZHOU / GNNear-PACT-2022
  GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing
  ☆13Updated 2 years ago
• zslwyuan / PAAS_V1.0
  PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems
  ☆43Updated 3 years ago
• sfu-arch / SpGEMM
  ☆33Updated 3 years ago
• UIUC-ChenLab / Nimblock
  ☆10Updated last year
• SFU-HiAccel / uBench
  [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers
  ☆29Updated 2 years ago
• CMU-SAFARI / SPARTA
  A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…
  ☆19Updated last year
• suchandler96 / gem5-NVDLA
  ☆21Updated last month
• CMU-SAFARI / GPGPUSim-Ramulator
  The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…
  ☆49Updated 5 years ago
• jianyicheng / DSS
  DASS HLS Compiler
  ☆27Updated last year
• UIUC-ChenLab / ScaleHLS-HIDA
  ☆38Updated 8 months ago
• casys-kaist / mNPUsim
  mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)
  ☆38Updated 6 months ago
• SwarmArch / chronos
  The Chronos FPGA Framework to accelerate ordered applications
  ☆21Updated 4 years ago
• TeCSAR-UNCC / gem5-SALAM
  ☆84Updated 9 months ago
• pku-liang / ksim
  ☆36Updated 7 months ago
• Xilinx / merlin-compiler
  ☆57Updated last year