bojackchen / digital-flow
This is a tutorial on standard digital design flow
☆75Updated 3 years ago
Alternatives and similar repositories for digital-flow:
Users that are interested in digital-flow are comparing it to the libraries listed below
- Introductory course into static timing analysis (STA).☆86Updated 4 months ago
- ☆41Updated 6 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆165Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated this week
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆91Updated 4 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆60Updated 8 years ago
- ☆138Updated last week
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆25Updated 4 years ago
- SystemVerilog modules and classes commonly used for verification☆46Updated 2 months ago
- ☆31Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆35Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆60Updated 5 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆63Updated this week
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- ☆40Updated 11 months ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆39Updated 8 months ago
- ☆103Updated 5 years ago
- round robin arbiter☆70Updated 10 years ago
- Logic synthesis and ABC based optimization☆49Updated last week
- ☆137Updated 3 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆163Updated 4 months ago
- ☆22Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆69Updated last year
- ☆60Updated 3 weeks ago