bojackchen / digital-flow
This is a tutorial on standard digital design flow
☆74Updated 3 years ago
Alternatives and similar repositories for digital-flow:
Users that are interested in digital-flow are comparing it to the libraries listed below
- Introductory course into static timing analysis (STA).☆86Updated 4 months ago
- ☆41Updated 6 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆164Updated 5 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆25Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated last week
- ☆135Updated 7 months ago
- EE 260 Winter 2017: Advanced VLSI Design☆60Updated 8 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- ☆31Updated 5 years ago
- Logic synthesis and ABC based optimization☆49Updated last month
- fakeram generator for use by researchers who do not have access to commercial ram generators☆35Updated 2 years ago
- Project repo for the POSH on-chip network generator☆44Updated last year
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- ☆22Updated 2 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆39Updated 8 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- SystemVerilog modules and classes commonly used for verification☆46Updated 2 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆70Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆61Updated this week
- Python Tool for UVM Testbench Generation☆50Updated 9 months ago
- SRAM☆21Updated 4 years ago
- ☆40Updated 3 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆60Updated 5 years ago
- ☆71Updated 10 years ago
- A Standalone Structural Verilog Parser☆89Updated 2 years ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆11Updated 3 years ago