bojackchen / digital-flowLinks
This is a tutorial on standard digital design flow
☆78Updated 4 years ago
Alternatives and similar repositories for digital-flow
Users that are interested in digital-flow are comparing it to the libraries listed below
Sorting:
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week
- Introductory course into static timing analysis (STA).☆94Updated last month
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆177Updated 5 years ago
- This is the repository for the IEEE version of the book☆64Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- ideas and eda software for vlsi design☆50Updated last week
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆63Updated 8 years ago
- ☆166Updated 2 months ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆28Updated last year
- ☆33Updated 6 years ago
- SystemVerilog modules and classes commonly used for verification☆48Updated 4 months ago
- ☆42Updated 8 months ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆62Updated last year
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- ☆52Updated 2 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆55Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- UW reference flow for Free45PDK and The OpenROAD Project☆11Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago