This is a tutorial on standard digital design flow
☆85May 24, 2021Updated 4 years ago
Alternatives and similar repositories for digital-flow
Users that are interested in digital-flow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The template for VLSI project☆26May 10, 2019Updated 6 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- SoC Based on ARM Cortex-M3☆37May 16, 2025Updated 10 months ago
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆20Aug 10, 2023Updated 2 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- A Design Rule Checker with GPU Acceleration☆61Sep 15, 2023Updated 2 years ago
- GPU-based logic synthesis tool☆101Mar 31, 2026Updated last week
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 3 years ago
- pystateye - A Python Implementation of Statistical Eye Analysis and Visualization☆18May 25, 2024Updated last year
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆289Dec 8, 2025Updated 4 months ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆12Sep 3, 2019Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆195May 19, 2025Updated 10 months ago
- ☆24Jun 23, 2024Updated last year
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆27Sep 8, 2024Updated last year
- An Extensible Framework for Hardware Verification and Debugging☆18Sep 14, 2022Updated 3 years ago
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆17Jun 11, 2025Updated 10 months ago
- design and verification of asynchronous circuits☆48Feb 27, 2026Updated last month
- Eclipse based IDE for RISC-V bare metal software development.☆20Nov 21, 2019Updated 6 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 4 months ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆56Nov 16, 2023Updated 2 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- ☆14Sep 27, 2022Updated 3 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- ☆20Dec 11, 2022Updated 3 years ago
- ☆17Feb 24, 2025Updated last year
- My personal Electronics projects versioning repo.☆13Dec 9, 2013Updated 12 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆47Mar 3, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆13Feb 6, 2021Updated 5 years ago
- ☆24Dec 8, 2021Updated 4 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆111Mar 9, 2024Updated 2 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆42Oct 23, 2016Updated 9 years ago
- CNN accelerator☆29Jun 11, 2017Updated 8 years ago