This is a tutorial on standard digital design flow
☆83May 24, 2021Updated 4 years ago
Alternatives and similar repositories for digital-flow
Users that are interested in digital-flow are comparing it to the libraries listed below
Sorting:
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- ☆21Jun 23, 2024Updated last year
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆20Aug 10, 2023Updated 2 years ago
- An Extensible Framework for Hardware Verification and Debugging☆18Sep 14, 2022Updated 3 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- SoC Based on ARM Cortex-M3☆37May 16, 2025Updated 9 months ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- The template for VLSI project☆25May 10, 2019Updated 6 years ago
- GPU-based logic synthesis tool☆97Nov 27, 2025Updated 3 months ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- Simple UVM environment for experimenting with Verilator.☆28Feb 18, 2026Updated last week
- pystateye - A Python Implementation of Statistical Eye Analysis and Visualization☆16May 25, 2024Updated last year
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆192May 19, 2025Updated 9 months ago
- ☆15Nov 9, 2022Updated 3 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- design and verification of asynchronous circuits☆43Updated this week
- A Formal Verification Framework for Chisel☆18Apr 9, 2024Updated last year
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆284Dec 8, 2025Updated 2 months ago
- ☆17Nov 19, 2023Updated 2 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆81Jul 3, 2024Updated last year
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- A LEF/DEF Utility.☆33Aug 15, 2019Updated 6 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- ☆20Dec 11, 2022Updated 3 years ago
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- ☆19Jul 12, 2024Updated last year
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆117May 18, 2023Updated 2 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆27Jan 21, 2026Updated last month
- AXI Formal Verification IP☆22Apr 28, 2021Updated 4 years ago