bojackchen / digital-flowLinks
This is a tutorial on standard digital design flow
☆79Updated 4 years ago
Alternatives and similar repositories for digital-flow
Users that are interested in digital-flow are comparing it to the libraries listed below
Sorting:
- Introductory course into static timing analysis (STA).☆98Updated 3 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆191Updated 5 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- SystemVerilog modules and classes commonly used for verification☆50Updated 9 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆37Updated 5 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- ☆201Updated 7 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆50Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- Simple single-port AXI memory interface☆46Updated last year
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆131Updated 7 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- SRAM☆22Updated 5 years ago
- ☆178Updated 4 years ago
- ☆37Updated 6 years ago
- ☆44Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆269Updated last week
- Implementing Different Adder Structures in Verilog☆73Updated 6 years ago
- Network on Chip Implementation written in SytemVerilog☆192Updated 3 years ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated last month
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆48Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆61Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- Public release☆56Updated 6 years ago