bojackchen / digital-flowLinks
This is a tutorial on standard digital design flow
☆79Updated 4 years ago
Alternatives and similar repositories for digital-flow
Users that are interested in digital-flow are comparing it to the libraries listed below
Sorting:
- Introductory course into static timing analysis (STA).☆97Updated 3 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆187Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆78Updated 4 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- ☆194Updated 6 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆176Updated 10 months ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆70Updated 9 months ago
- General Purpose AXI Direct Memory Access☆59Updated last year
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆37Updated 5 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆267Updated last month
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- ☆174Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆49Updated 4 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Implementing Different Adder Structures in Verilog☆73Updated 6 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- ideas and eda software for vlsi design☆50Updated last month
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 8 months ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- ☆64Updated 3 years ago
- Simple single-port AXI memory interface☆46Updated last year
- ☆44Updated last year
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆63Updated last year
- ☆36Updated 6 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- Parameterized Booth Multiplier in Verilog 2001☆50Updated 2 years ago