flyjancy / CortexM0_SoC_Task
Step by step tutorial for building CortexM0 SoC
☆35Updated 2 years ago
Related projects: ⓘ
- Cortex M0 based SoC☆68Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆47Updated 8 years ago
- upgrade to e203 (a risc-v core)☆36Updated 4 years ago
- 视频旋转(2019FPGA大赛)☆28Updated 4 years ago
- AXI总线连接器☆89Updated 4 years ago
- AXI协议规范中文翻译版☆124Updated 2 years ago
- ☆32Updated 9 years ago
- commit rtl and build cosim env☆35Updated 5 months ago
- APB to I2C☆39Updated 10 years ago
- ☆51Updated 8 years ago
- fpga跑sobel识别算法☆25Updated 3 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆37Updated 9 months ago
- 支持AXI总线协议的8k×8 SP SRAM☆21Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆32Updated 2 years ago
- verilog☆21Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆51Updated last month
- fpga i2c slave verilog hdl rtl☆10Updated 8 years ago
- AXI DMA 32 / 64 bits☆95Updated 10 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆27Updated last month
- AHB DMA 32 / 64 bits☆48Updated 10 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆72Updated 3 years ago
- ☆60Updated 3 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆52Updated 5 years ago
- ☆112Updated this week
- Some useful documents of Synopsys☆41Updated 2 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆23Updated last year
- AXI Interconnect☆44Updated 3 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆34Updated 7 years ago
- UVM实战随书源码☆42Updated 5 years ago