flyjancy / CortexM0_SoC_TaskLinks
Step by step tutorial for building CortexM0 SoC
☆38Updated 3 years ago
Alternatives and similar repositories for CortexM0_SoC_Task
Users that are interested in CortexM0_SoC_Task are comparing it to the libraries listed below
Sorting:
- Cortex M0 based SoC☆73Updated 3 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- ☆36Updated 9 years ago
- AXI总线连接器☆99Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- ☆44Updated last month
- 视频旋转(2019FPGA大赛)☆34Updated 5 years ago
- ☆65Updated 9 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆14Updated 3 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆27Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- AXI Interconnect☆49Updated 3 years ago
- AXI DMA 32 / 64 bits☆113Updated 10 years ago
- ☆20Updated 2 years ago
- commit rtl and build cosim env☆35Updated last year
- ☆10Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 10 months ago
- An uvm verification env for ahb2apb bridge☆53Updated 4 years ago
- APB to I2C☆41Updated 10 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆22Updated 2 years ago
- RiscSoC 是一个芯片集成项目,包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成,部分 SoC 使用的自己设计的内核☆10Updated 3 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆47Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago