flyjancy / CortexM0_SoC_TaskLinks
Step by step tutorial for building CortexM0 SoC
☆38Updated 3 years ago
Alternatives and similar repositories for CortexM0_SoC_Task
Users that are interested in CortexM0_SoC_Task are comparing it to the libraries listed below
Sorting:
- Cortex M0 based SoC☆75Updated 4 years ago
- ☆37Updated 10 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- AXI总线连接器☆104Updated 5 years ago
- Vivado诸多IP,包括图像处理等☆230Updated last year
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆94Updated 8 years ago
- ☆74Updated 4 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆206Updated 2 years ago
- AXI协议规范中文翻译版☆163Updated 3 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆256Updated 2 years ago
- practice configure AHB-Lite bus protocol☆14Updated 6 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆73Updated 4 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆191Updated 2 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago
- ☆69Updated 9 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆54Updated last year
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆209Updated 2 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆136Updated last year
- 基于FPGA的三速以太网UDP协议栈设计☆30Updated last year
- RiscSoC 是一个芯片集成项目,包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成,部分 SoC 使用的自己设计的内核☆11Updated 3 years ago
- FPGA实现简单的图像处理算法☆58Updated 2 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆222Updated 2 years ago