flyjancy / CortexM0_SoC_Task
Step by step tutorial for building CortexM0 SoC
☆36Updated 2 years ago
Alternatives and similar repositories for CortexM0_SoC_Task:
Users that are interested in CortexM0_SoC_Task are comparing it to the libraries listed below
- Cortex M0 based SoC☆71Updated 3 years ago
- ☆36Updated 9 years ago
- upgrade to e203 (a risc-v core)☆40Updated 4 years ago
- AXI总线连接器☆94Updated 4 years ago
- FFT implement by verilog_测试验证已通过☆53Updated 8 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆36Updated 2 years ago
- AXI DMA 32 / 64 bits☆109Updated 10 years ago
- AHB DMA 32 / 64 bits☆53Updated 10 years ago
- ARM中通过APB总线连接的UART模块☆60Updated 5 years ago
- 视频旋转(2019FPGA大赛)☆32Updated 4 years ago
- ☆66Updated 3 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆35Updated 7 years ago
- ☆59Updated 9 years ago
- ahb scram controller, design and verification☆27Updated 6 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆45Updated 4 years ago
- AXI Interconnect☆47Updated 3 years ago
- APB to I2C☆39Updated 10 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- An uvm verification env for ahb2apb bridge☆48Updated 3 years ago
- AXI协议规范中文翻译版☆140Updated 2 years ago
- UVM实战随书源码☆48Updated 6 years ago
- FPGA Technology Exchange Group相关文件管理☆43Updated last year
- fpga跑sobel识别算法☆28Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆31Updated 2 years ago
- verilog☆21Updated last year
- commit rtl and build cosim env☆36Updated 11 months ago
- IC Verification & SV Demo☆49Updated 3 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆84Updated 7 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆58Updated 6 years ago