flyjancy / CortexM0_SoC_TaskLinks
Step by step tutorial for building CortexM0 SoC
☆39Updated 3 years ago
Alternatives and similar repositories for CortexM0_SoC_Task
Users that are interested in CortexM0_SoC_Task are comparing it to the libraries listed below
Sorting:
- Cortex M0 based SoC☆75Updated 4 years ago
- ARM中通过APB总线连接的UART模块☆70Updated 5 years ago
- ☆38Updated 10 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- ☆75Updated 4 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆62Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆211Updated 2 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆35Updated last year
- AXI总线连接器☆105Updated 5 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- ☆73Updated 9 years ago
- AXI协议规范中文翻译版☆171Updated 3 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器 、UART发送器、UART转AXI4交互式调…☆283Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆77Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆96Updated 8 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆198Updated 2 years ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆37Updated 3 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆39Updated 3 years ago
- AHB DMA 32 / 64 bits☆57Updated 11 years ago
- fpga跑sobel识别算法☆44Updated 4 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆50Updated 5 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆15Updated 3 years ago
- FPGA实现简单的图像处理算法☆66Updated 2 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆26Updated 5 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆134Updated 4 years ago
- Vivado诸多IP,包括图像处理等☆234Updated last year