efabless / raptorLinks
Arm Cortex-M0 based Customizable SoC for IoT Applications
☆16Updated 5 years ago
Alternatives and similar repositories for raptor
Users that are interested in raptor are comparing it to the libraries listed below
Sorting:
- 32-bit RISC-V microcontroller☆12Updated 4 years ago
- WISHBONE Builder☆15Updated 9 years ago
- ☆38Updated last year
- Source-Opened RISCV for Crypto☆18Updated 4 years ago
- FPGA250 aboard the eFabless Caravel☆32Updated 5 years ago
- EPWave -- The Free Interactive Browser-Based Wave Viewer☆14Updated 10 years ago
- ☆20Updated 5 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆49Updated last month
- Extended and external tests for Verilator testing☆17Updated 2 weeks ago
- Solving Sudokus using open source formal verification tools☆18Updated 3 years ago
- FPGA Development toolset☆20Updated 8 years ago
- Zero to ASIC group submission for MPW2☆13Updated 10 months ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Updated 4 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Updated last year
- Time to Digital Converter (TDC)☆36Updated 5 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Updated 3 years ago
- Virtual Development Board☆64Updated 4 years ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Updated 4 years ago
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆33Updated 4 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Updated last month
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33Updated 5 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Updated 11 months ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated 2 weeks ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- ☆17Updated last year
- Wishbone interconnect utilities☆44Updated last month