efabless / raptorLinks
Arm Cortex-M0 based Customizable SoC for IoT Applications
☆16Updated 5 years ago
Alternatives and similar repositories for raptor
Users that are interested in raptor are comparing it to the libraries listed below
Sorting:
- 32-bit RISC-V microcontroller☆12Updated 4 years ago
- ☆38Updated last year
- WISHBONE Builder☆15Updated 9 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆47Updated 2 weeks ago
- FPGA250 aboard the eFabless Caravel☆32Updated 5 years ago
- Zero to ASIC group submission for MPW2☆13Updated 9 months ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Updated 4 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆64Updated 2 years ago
- Source-Opened RISCV for Crypto☆18Updated 3 years ago
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- ☆13Updated 3 years ago
- Digital Circuit rendering engine☆39Updated 5 months ago
- Analog and power building blocks for sky130 pdk☆21Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 3 years ago
- ☆17Updated last year
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Updated 5 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 5 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 11 months ago
- HF-RISC SoC☆39Updated last month
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 4 years ago
- Time to Digital Converter (TDC)☆36Updated 5 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated 2 weeks ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆54Updated 2 years ago
- Example of how to use UVM with Verilator☆30Updated last month
- Solving Sudokus using open source formal verification tools☆18Updated 3 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆32Updated last week
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- Quick'n'dirty FuseSoC+cocotb example☆19Updated last year
- Tiny Tapeout project build tools + chip integration scripts☆28Updated 2 weeks ago