efabless / raptorLinks
Arm Cortex-M0 based Customizable SoC for IoT Applications
☆16Updated 5 years ago
Alternatives and similar repositories for raptor
Users that are interested in raptor are comparing it to the libraries listed below
Sorting:
- 32-bit RISC-V microcontroller☆12Updated 4 years ago
- ☆38Updated last year
- Solving Sudokus using open source formal verification tools☆18Updated 3 years ago
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- EPWave -- The Free Interactive Browser-Based Wave Viewer☆14Updated 10 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆47Updated last week
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Updated 4 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Updated 5 years ago
- Zero to ASIC group submission for MPW2☆13Updated 9 months ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆20Updated 7 months ago
- Wishbone interconnect utilities☆43Updated last week
- FPGA250 aboard the eFabless Caravel☆32Updated 5 years ago
- LibreSilicon's Standard Cell Library Generator☆21Updated last month
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆31Updated this week
- Framework Open EDA Gui☆74Updated last year
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 5 years ago
- WISHBONE Builder☆15Updated 9 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆13Updated 5 years ago
- ☆13Updated 3 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Updated 2 years ago
- Time to Digital Converter (TDC)☆36Updated 5 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆63Updated 4 months ago
- ☆50Updated 10 months ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 11 months ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆30Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 10 months ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago