flyjancy / CortexM0_SoCLinks
Cortex M0 based SoC
☆74Updated 3 years ago
Alternatives and similar repositories for CortexM0_SoC
Users that are interested in CortexM0_SoC are comparing it to the libraries listed below
Sorting:
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- 视频旋转(2019FPGA大赛)☆35Updated 5 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- ☆36Updated 10 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- Vivado诸多IP,包括图像处理等☆225Updated last year
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated 2 years ago
- AXI总线连接器☆103Updated 5 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆93Updated 7 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- ☆68Updated 9 years ago
- ☆72Updated 4 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- AXI协议规范中文翻译版☆160Updated 3 years ago
- OpenXuantie - OpenE902 Core☆153Updated last year
- practice configure AHB-Lite bus protocol☆14Updated 6 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆186Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆214Updated 2 years ago
- ☆139Updated 10 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- ☆148Updated this week
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 2 years ago
- UVM实战随书源码☆54Updated 6 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆241Updated last year