flyjancy / CortexM0_SoCLinks
Cortex M0 based SoC
☆73Updated 3 years ago
Alternatives and similar repositories for CortexM0_SoC
Users that are interested in CortexM0_SoC are comparing it to the libraries listed below
Sorting:
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- 视频旋转(2019FPGA大赛)☆34Updated 5 years ago
- AXI总线连接器☆99Updated 5 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- ☆36Updated 9 years ago
- ☆44Updated last month
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- commit rtl and build cosim env☆35Updated last year
- Interface Protocol in Verilog☆50Updated 5 years ago
- AXI DMA 32 / 64 bits☆113Updated 10 years ago
- ☆65Updated 9 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆121Updated 2 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- AXI协议规范中文翻译版☆152Updated 2 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆92Updated 7 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated last year
- Verilog极简教程☆36Updated 6 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- ☆71Updated 3 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- I2C Master and Slave☆35Updated 9 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆207Updated last year
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆27Updated 4 years ago