feifan1996 / RiscSoCLinks
RiscSoC 是一个芯片集成项目,包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成,部分 SoC 使用的自己设计的内核
☆11Updated 3 years ago
Alternatives and similar repositories for RiscSoC
Users that are interested in RiscSoC are comparing it to the libraries listed below
Sorting:
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- An uvm verification env for ahb2apb bridge☆56Updated 4 years ago
- AXI总线连接器☆103Updated 5 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆14Updated 3 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆27Updated 2 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- ☆16Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago
- AXI Interconnect☆52Updated 4 years ago
- ☆69Updated 9 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆179Updated 7 years ago
- UVM AHB VIP☆87Updated last week
- ahb scram controller, design and verification☆27Updated 7 years ago
- Verification IP for APB protocol☆69Updated 4 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆14Updated 3 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago
- practice configure AHB-Lite bus protocol☆14Updated 6 years ago
- ☆37Updated 10 years ago
- AXI协议规范中文翻译版☆163Updated 3 years ago
- AHB to APB Bridge VIP☆29Updated 6 years ago
- fpga跑sobel识别算法☆39Updated 4 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆65Updated 2 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆26Updated 3 years ago
- Generic AXI to AHB bridge☆17Updated 11 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆107Updated 8 months ago