feifan1996 / RiscSoCLinks
RiscSoC 是一个芯片集成项目,包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成,部分 SoC 使用的自己设计的内核
☆11Updated 3 years ago
Alternatives and similar repositories for RiscSoC
Users that are interested in RiscSoC are comparing it to the libraries listed below
Sorting:
- An uvm verification env for ahb2apb bridge☆54Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- AXI总线连接器☆103Updated 5 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆25Updated 2 years ago
- ☆15Updated 2 years ago
- AHB to APB Bridge VIP☆29Updated 6 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago
- AXI Interconnect☆51Updated 3 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆27Updated last year
- ☆20Updated 2 years ago
- Verification IP for APB protocol☆68Updated 4 years ago
- Verification IP for I2C protocol☆46Updated 3 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆34Updated 2 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- Generic AXI to AHB bridge☆17Updated 11 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆63Updated 2 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆128Updated 4 years ago
- ☆68Updated 9 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆14Updated 3 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆14Updated 3 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆95Updated 2 years ago
- ☆36Updated 9 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆122Updated 7 years ago
- ☆20Updated 2 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆23Updated 5 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- PCIE 5.0 Graduation project (Verification Team)☆78Updated last year
- AXI DMA 32 / 64 bits☆116Updated 11 years ago