feifan1996 / RiscSoCLinks
RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核
☆10Updated 3 years ago
Alternatives and similar repositories for RiscSoC
Users that are interested in RiscSoC are comparing it to the libraries listed below
Sorting:
- ☆15Updated 2 years ago
- ☆20Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆14Updated 3 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- AXI Interconnect☆49Updated 3 years ago
- ☆20Updated 2 years ago
- SPI interface connect to APB BUS with Verilog HDL☆31Updated 3 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- ☆36Updated 9 years ago
- An uvm verification env for ahb2apb bridge☆53Updated 4 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆14Updated 3 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 10 years ago
- ☆65Updated 9 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆23Updated 2 years ago
- Verification IP for APB protocol☆66Updated 4 years ago
- AHB to APB Bridge VIP☆29Updated 6 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- fpga跑sobel识别算法☆36Updated 4 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆61Updated 2 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆33Updated 2 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆48Updated 5 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago