chengquan / IC_FLOWLinks
☆17Updated last year
Alternatives and similar repositories for IC_FLOW
Users that are interested in IC_FLOW are comparing it to the libraries listed below
Sorting:
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- AXI总线连接器☆103Updated 5 years ago
- 3×3脉动阵列乘法器☆47Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆168Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- IC Verification & SV Demo☆54Updated 3 years ago
- ☆42Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆67Updated last year
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆20Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆226Updated 2 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆65Updated 6 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- ☆117Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆25Updated last year
- Convolutional Neural Network RTL-level Design☆70Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆44Updated 2 years ago
- ☆36Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆27Updated 2 years ago
- ☆69Updated 9 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- ☆14Updated 2 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago