chengquan / IC_FLOWView external linksLinks
☆19Oct 29, 2025Updated 3 months ago
Alternatives and similar repositories for IC_FLOW
Users that are interested in IC_FLOW are comparing it to the libraries listed below
Sorting:
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆17Feb 27, 2021Updated 4 years ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 11 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆27Sep 8, 2024Updated last year
- ☆10Sep 7, 2023Updated 2 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- Step by step tutorial for building CortexM0 SoC☆39Mar 29, 2022Updated 3 years ago
- Official implementation of the ICLR'25 paper "QERA: an Analytical Framework for Quantization Error Reconstruction".☆13Feb 4, 2025Updated last year
- Linux Driver for Altera PCI Express☆12Jun 7, 2013Updated 12 years ago
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Nov 10, 2023Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Mar 17, 2022Updated 3 years ago
- 《Python 编程从入门到实践》学习笔记整理☆13Nov 7, 2018Updated 7 years ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- RTL code for the DPU chip designed for irregular graphs☆13May 30, 2022Updated 3 years ago
- ☆10Jun 4, 2024Updated last year
- acp was a fork of the vim plugin autocomplpop (2.14.1) - I've switched to a new neovim setup and no longer maintain this☆11Feb 5, 2013Updated 13 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 2 years ago
- ☆14Jun 22, 2022Updated 3 years ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆15Jan 23, 2020Updated 6 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- upgrade to e203 (a risc-v core)☆45Aug 9, 2020Updated 5 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆16Aug 18, 2022Updated 3 years ago
- ☆16Jan 12, 2021Updated 5 years ago
- bitfusion verilog implementation☆12Feb 21, 2022Updated 3 years ago
- ☆11Jun 28, 2020Updated 5 years ago
- IC设计中的一些经典书籍☆13Jul 28, 2020Updated 5 years ago
- 点云库学习☆14Mar 19, 2020Updated 5 years ago
- An Energy-Efficient Spiking Neural Network for Finger Velocity Decoding for Implantable Brain-Machine Interface☆12Apr 12, 2022Updated 3 years ago
- Innovus backend scripts☆13Jun 20, 2022Updated 3 years ago
- Customized vim and neovim color scheme inspired from lucario with darkblue elements☆11Jun 25, 2018Updated 7 years ago
- FPGA-CNN Application for fruit detection based on Logos-PGL22G Board☆14Aug 24, 2022Updated 3 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- ☆15Sep 8, 2021Updated 4 years ago
- Implementation network trimming using pytorch☆15Apr 20, 2020Updated 5 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Jun 5, 2023Updated 2 years ago
- From Pytorch model to C++ for Vitis HLS☆20Updated this week
- APB VIP (UVM)☆18Sep 6, 2018Updated 7 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆15Aug 24, 2022Updated 3 years ago
- Custom YOLOv4 for apple recognition (clean/damaged) on Alveo U280 accelerator card using Vitis AI framework.☆15Nov 1, 2021Updated 4 years ago