chengquan / IC_FLOWLinks
☆18Updated last week
Alternatives and similar repositories for IC_FLOW
Users that are interested in IC_FLOW are comparing it to the libraries listed below
Sorting:
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Updated 6 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆32Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆232Updated 2 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆45Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆66Updated 7 years ago
- ☆41Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago
- An LeNet RTL implement onto FPGA☆50Updated 7 years ago
- AXI总线连接器☆105Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆174Updated 5 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆13Updated last year
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆138Updated 5 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- ☆121Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆168Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- A Spiking Neuron Network Project in Verilog Implementation☆25Updated 7 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- ☆14Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- ☆37Updated 6 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆16Updated 4 years ago
- 3×3脉动阵列乘法器☆47Updated 6 years ago
- ☆10Updated 3 years ago
- IC Verification & SV Demo☆54Updated 4 years ago