chengquan / IC_FLOWLinks
☆17Updated last year
Alternatives and similar repositories for IC_FLOW
Users that are interested in IC_FLOW are comparing it to the libraries listed below
Sorting:
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- AXI总线连接器☆103Updated 5 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆25Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- ☆43Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- Convolutional Neural Network RTL-level Design☆67Updated 3 years ago
- ☆113Updated 5 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆20Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆222Updated 2 years ago
- AXI DMA 32 / 64 bits☆120Updated 11 years ago
- ☆10Updated 3 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆97Updated last month
- ☆14Updated 2 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆42Updated 2 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆65Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- ☆34Updated 6 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆158Updated last year
- syn script for DC Compiler☆13Updated 3 years ago