chengquan / IC_FLOWLinks
☆19Updated 3 months ago
Alternatives and similar repositories for IC_FLOW
Users that are interested in IC_FLOW are comparing it to the libraries listed below
Sorting:
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆179Updated 6 years ago
- ☆46Updated 5 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22Updated last year
- AXI总线连接器☆105Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆67Updated 7 years ago
- ☆124Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆154Updated 8 months ago
- An LeNet RTL implement onto FPGA☆50Updated 7 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆69Updated last year
- IC Verification & SV Demo☆57Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆241Updated 2 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆65Updated 2 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆42Updated 2 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆39Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆114Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- syn script for DC Compiler☆14Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Updated 6 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆47Updated 3 years ago
- 3×3脉动阵列乘法器☆50Updated 6 years ago
- Convolutional Neural Network RTL-level Design☆74Updated 4 years ago
- AXI DMA 32 / 64 bits☆124Updated 11 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆25Updated 7 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆131Updated 6 months ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆180Updated last year
- A verilog implementation for Network-on-Chip☆81Updated 7 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆41Updated 3 years ago