A 4x4 Weight Stationary Systolic Array Implementation
☆15Oct 16, 2023Updated 2 years ago
Alternatives and similar repositories for systolic_4x4arr
Users that are interested in systolic_4x4arr are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆31Feb 21, 2024Updated 2 years ago
- This project is focused on the design and verification of digital logic circuits, particularly targeting chip design using Verilog, Syst…☆17Jun 26, 2024Updated 2 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆86Nov 2, 2020Updated 5 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆14May 9, 2022Updated 4 years ago
- Model LLM inference on single-core dataflow accelerators☆22Dec 16, 2025Updated 9 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆30May 20, 2019Updated 7 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆23Mar 20, 2025Updated last year
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 10 years ago
- RISC-V-based many-core neuromorphic architecture☆18Aug 1, 2026Updated last month
- 2D Systolic Array Multiplier☆34Aug 22, 2026Updated 3 weeks ago
- A bit-level sparsity-awared multiply-accumulate process element.☆21Jul 9, 2024Updated 2 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆18Jan 30, 2023Updated 3 years ago
- PyTorch Quantization Framework For OCP MX Datatypes.☆16May 30, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An automated HDC platform☆11Mar 16, 2026Updated 6 months ago
- Luthier, a GPU binary instrumentation tool for AMD GPUs☆29Updated this week
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆30Oct 6, 2021Updated 4 years ago
- My Solutions to Nomura's GM Quant Challenge 2022☆14Jun 28, 2022Updated 4 years ago
- ☆13Jun 9, 2022Updated 4 years ago
- This is a SystemVerilog HDL implementation of Karatsuba multiplier.☆11Jul 8, 2020Updated 6 years ago
- Codebase for layer wise N:M pruning pattern assignment for LLMs☆15Aug 5, 2025Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆33Mar 7, 2024Updated 2 years ago
- IC implementation of Systolic Array for TPU☆371Oct 21, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- I will share some useful or interesting papers about neuromorphic processor☆32Feb 6, 2025Updated last year
- This script generates and analyzes prefix tree adders.☆38Apr 9, 2021Updated 5 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆17Apr 12, 2020Updated 6 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆14Mar 14, 2026Updated 6 months ago
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆26May 12, 2020Updated 6 years ago
- ☆12Sep 29, 2021Updated 4 years ago
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- [FCCM 2026] Official repository for LUT-LLM: Efficient Language Model Inference with Memory-based Computation on FPGAs☆52Apr 12, 2026Updated 5 months ago
- Gate-Level Simulation on a GPU☆10Nov 22, 2016Updated 9 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing☆13Jul 9, 2020Updated 6 years ago
- FPGA systolic array AI engine☆36Jan 2, 2026Updated 8 months ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆28Jul 4, 2019Updated 7 years ago
- Assignments for Coursera Algorithms: Part 1 & Part 2 and exercises from the https://algs4.cs.princeton.edu textbook.☆24Sep 16, 2023Updated 3 years ago
- ☆17Aug 25, 2026Updated 3 weeks ago
- CNN simd based accelerator using Vitis HLS☆12Jul 15, 2022Updated 4 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆53Dec 3, 2023Updated 2 years ago