A 4x4 Weight Stationary Systolic Array Implementation
☆15Oct 16, 2023Updated 3 years ago
Alternatives and similar repositories for systolic_4x4arr
Users that are interested in systolic_4x4arr are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project is focused on the design and verification of digital logic circuits, particularly targeting chip design using Verilog, Syst…☆17Jun 26, 2024Updated 2 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆90Nov 2, 2020Updated 5 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 9 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆14May 9, 2022Updated 4 years ago
- Model LLM inference on single-core dataflow accelerators☆22Dec 16, 2025Updated 10 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆31May 20, 2019Updated 7 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆23Mar 20, 2025Updated last year
- RISC-V-based many-core neuromorphic architecture☆18Updated this week
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 10 years ago
- 2D Systolic Array Multiplier☆36Aug 22, 2026Updated 2 months ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆18Jan 30, 2023Updated 3 years ago
- PyTorch Quantization Framework For OCP MX Datatypes.☆16May 30, 2025Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆21Jul 9, 2024Updated 2 years ago
- I took this course as an elective in my 5th semester. This repository contains all the assignments, lecture slides, books and notes relat…☆14Mar 15, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆58Jan 14, 2021Updated 5 years ago
- 32-bit Wallace and Dadda Tree Multiplier☆14Jun 26, 2020Updated 6 years ago
- ☆12Nov 14, 2023Updated 2 years ago
- Codebase for layer wise N:M pruning pattern assignment for LLMs☆16Aug 5, 2025Updated last year
- ☆19Apr 7, 2026Updated 6 months ago
- ☆11Feb 14, 2020Updated 6 years ago
- ☆13Jun 9, 2022Updated 4 years ago
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆26May 12, 2020Updated 6 years ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆30Oct 6, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RESP(REdis Serialization Protocol) C++ Implementation☆17Sep 21, 2016Updated 10 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆181May 10, 2025Updated last year
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- This script generates and analyzes prefix tree adders.☆39Apr 9, 2021Updated 5 years ago
- ☆12Sep 29, 2021Updated 5 years ago
- My Solutions to Nomura's GM Quant Challenge 2022☆14Jun 28, 2022Updated 4 years ago
- I will share some useful or interesting papers about neuromorphic processor☆32Feb 6, 2025Updated last year
- Accelerator for LLM Based on Chisel3☆15Jul 16, 2026Updated 3 months ago
- Gate-Level Simulation on a GPU☆10Nov 22, 2016Updated 9 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆34Mar 7, 2024Updated 2 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆14Mar 14, 2026Updated 7 months ago
- IC implementation of Systolic Array for TPU☆379Oct 21, 2024Updated 2 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆17Apr 12, 2020Updated 6 years ago
- FPGA systolic array AI engine☆38Jan 2, 2026Updated 9 months ago
- Introductory course to Self Timed Circuits☆12Sep 20, 2025Updated last year
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆28Jul 4, 2019Updated 7 years ago