Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo
☆16Jul 31, 2024Updated 2 years ago
Alternatives and similar repositories for RISC-V_Synthesis_and_Physical_Design
Users that are interested in RISC-V_Synthesis_and_Physical_Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆14Mar 7, 2021Updated 5 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆34Apr 29, 2024Updated 2 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆20Dec 1, 2023Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆33Feb 11, 2024Updated 2 years ago
- 助记词碰撞器下载/私钥碰撞器下载☆11Mar 12, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This project offers an immersive tutorial experienced within the context of the Advanced Physical Design, focusing on the utilization of …☆43Sep 21, 2023Updated 3 years ago
- ☆35Jun 23, 2023Updated 3 years ago
- ☆14Oct 5, 2024Updated 2 years ago
- A Systematic Framework for Comprehensive and Automated Application-Level Soft Error Analysis☆10Feb 17, 2020Updated 6 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆48Dec 24, 2018Updated 7 years ago
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆14Nov 23, 2020Updated 5 years ago
- Compressed Sensing signal decoding with DNN oracle on STM32☆16Apr 5, 2021Updated 5 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆65Jul 9, 2021Updated 5 years ago
- NTHU CS6135 VLSI實體設計自動化☆11Mar 12, 2022Updated 4 years ago
- GPU-accelerated RePlAce☆14Jun 11, 2024Updated 2 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 7 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Basic scripts for Synopsys Design Compiler and Synopsys IC Compiler☆10Mar 31, 2018Updated 8 years ago
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆14Jun 7, 2025Updated last year
- ☆24Dec 4, 2022Updated 3 years ago
- ☆12Oct 10, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆12Nov 25, 2015Updated 10 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- ☆16Apr 8, 2023Updated 3 years ago
- Generate Synthetic Benchmarks for FPGA Research☆10Aug 16, 2022Updated 4 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- UW reference flow for Free45PDK and The OpenROAD Project☆14Jun 5, 2020Updated 6 years ago
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 8 years ago
- ☆10Jul 23, 2025Updated last year
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RTL Design and Verification☆24Jan 4, 2021Updated 5 years ago
- ☆14Oct 22, 2026Updated 2 weeks ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆57Jan 13, 2025Updated last year
- Learn and build GPU RTL from scratch☆22Aug 1, 2025Updated last year
- RISC-V-5 stage pipelined in verilog☆12Jul 24, 2020Updated 6 years ago
- This repo is for synopsys icc2 flow for skywater 130nm PDK☆15Feb 7, 2023Updated 3 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 12 years ago