Alternatives and similar repositories for nezha-d1:

Users that are interested in nezha-d1 are comparing it to the libraries listed below

• pablomarx / rodinia
  AGM bitstream utilities and decoded files from Supra
  ☆42Updated 11 months ago
• damien-lemoal / riscv64-nommu-buildroot
  ☆43Updated 3 years ago
• rvboards / d1_demo
  The demo projects for Allwinner D1 SBC
  ☆24Updated 3 years ago
• damien-lemoal / buildroot
  buildroot fork
  ☆36Updated this week
• ZiyangYE / General-Slow-DDR3-Interface
  A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
  ☆38Updated 10 months ago
• jamesgraves / licheerv-debian-linux
  Build scripts for creating a Debian GNU/Linux image for the Lichee RV RISC-V board
  ☆12Updated 5 months ago
• rgwan / bapi-rv32i
  A extremely size-optimized RV32I soft processor for FPGA.
  ☆27Updated 6 years ago
• XUANTIE-RV / buildroot
  Buildroot customized for Xuantie™ RISC-V CPU
  ☆42Updated 3 years ago
• smaeul / sun20i_d1_spl
  Mainline-friendly SPL for D1
  ☆34Updated 2 years ago
• metro94 / RV-DAP-Plus
  ☆25Updated 3 years ago
• b-dmitry1 / V188
  FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)
  ☆21Updated 3 years ago
• rgwan / open-ec
  Opensource embedded controller firmware for sipeed boards.
  ☆33Updated 6 years ago
• kazkojima / colorlight-i5-tips
  Tiny tips for Colorlight i5 FPGA board
  ☆56Updated 3 years ago
• c-sky / csky-doc
  ☆24Updated 3 years ago
• maquefel / licheerv-boot-build
  Wrapper to Sipeed LicheeRV Nezha CM C906 boot0, opensbi, u-boot, kernel with tiny initramfs
  ☆29Updated 3 years ago
• 44670 / mgba-k210
  Porting mgba emulator to kendryte K210.
  ☆30Updated 5 years ago
• ciniml / xvc-esp32
  Xilinx Virtual Cable implementation for ESP32
  ☆33Updated 3 years ago
• mmicko / prjtang
  Documenting the Anlogic FPGA bit-stream format.
  ☆86Updated 2 years ago
• hydrausb3 / wch-ch569-serdes
  WCH CH569 SerDes Reverse Engineering
  ☆26Updated 2 years ago
• starfive-tech / JH7100_Docs
  ☆60Updated 3 years ago
• XUANTIE-RV / xuantie-yocto
  Yocto project for Xuantie RISC-V CPU
  ☆38Updated 2 months ago
• Wren6991 / ChristmasSoC
  Dual-core RISC-V SoC with JTAG, atomics, SDRAM
  ☆23Updated 3 years ago
• wuhanstudio / hbird_e203_tang
  A 32bit RISC-V SoC on FPGA (EG4S20) that supports RT-Thread.
  ☆12Updated 4 years ago
• tomverbeure / vexriscv_ocd_blog
  Repo that shows how to use the VexRiscv with OpenOCD and semihosting.
  ☆24Updated 3 years ago
• Ouyancheng / FlatHeadBro
  A baremetal experiment of Allwinner D1, without FEL
  ☆31Updated last year
• CospanDesign / sdio-device
  ☆17Updated 6 years ago
• m-labs / VexRiscv-verilog
  Using VexRiscv without installing Scala
  ☆37Updated 3 years ago
• VladimirDuan / CH55x-USB-Blaster
  USB-Blaster instance on CH55x MCU.
  ☆48Updated 5 years ago
• abhra0897 / gowin-easy-linux
  Easy setup of GoWin FPGA SDK on Linux. A single script (main_launcher) automates all the critical steps and quickly fires up the IDE.
  ☆22Updated 4 years ago