openMSP430 CPU core (from OpenCores)
☆22Oct 14, 2022Updated 3 years ago
Alternatives and similar repositories for openmsp430
Users that are interested in openmsp430 are comparing it to the libraries listed below
Sorting:
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 11 years ago
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 13 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- Cycle accurate MC6502 compatible processor in Verilog.☆17Oct 11, 2021Updated 4 years ago
- Pipelined DCPU-16 Verilog Implementation☆42May 30, 2012Updated 13 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- UART 16550 core☆39Jul 17, 2014Updated 11 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- ☆11Sep 23, 2024Updated last year
- A pipeline CPU in Verilog for the Y86 instruction set.☆28Dec 18, 2014Updated 11 years ago
- ☆11Jul 16, 2020Updated 5 years ago
- A CPU Backdoor. Phrack 72☆15Dec 4, 2025Updated 3 months ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 5 months ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Parallel Array of Simple Cores. Multicore processor.☆100May 16, 2019Updated 6 years ago
- ☆19Jul 21, 2020Updated 5 years ago
- ☆13Dec 31, 2025Updated 2 months ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆13Jan 27, 2016Updated 10 years ago
- ☆11Jul 4, 2023Updated 2 years ago
- 基于玄铁openc906，搭建最小化SoC系统☆19Apr 7, 2025Updated 11 months ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- Recursive unified ORAM☆15Sep 23, 2015Updated 10 years ago
- ☆11Jul 16, 2020Updated 5 years ago
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated last year
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 4 years ago
- SPI Master Core clone from OpenCores☆12Oct 4, 2013Updated 12 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Apr 2, 2025Updated 11 months ago
- Verilog CAN controller that is compatible to the SJA 1000.☆16Apr 17, 2021Updated 4 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- ☆15Jul 17, 2020Updated 5 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Oct 21, 2020Updated 5 years ago