dlitz / openmsp430
openMSP430 CPU core (from OpenCores)
☆22Updated 2 years ago
Alternatives and similar repositories for openmsp430:
Users that are interested in openmsp430 are comparing it to the libraries listed below
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 2 months ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Generic AXI master stub☆19Updated 10 years ago
- USB 1.1 Host and Function IP core☆21Updated 10 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- JTAG Test Access Port (TAP)☆33Updated 10 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆31Updated 4 months ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆26Updated 6 years ago
- Platform Level Interrupt Controller☆40Updated 11 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- ☆26Updated 2 weeks ago
- A Verilog implementation of a processor cache.☆25Updated 7 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆82Updated 4 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Updated 7 years ago
- Network on Chip for MPSoC☆26Updated this week
- RISCV model for Verilator/FPGA targets☆51Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- Wishbone interconnect utilities☆39Updated 2 months ago
- PCI bridge☆18Updated 10 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago