openMSP430 CPU core (from OpenCores)
☆22Oct 14, 2022Updated 3 years ago
Alternatives and similar repositories for openmsp430
Users that are interested in openmsp430 are comparing it to the libraries listed below
Sorting:
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 11 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆16Jan 28, 2022Updated 4 years ago
- Cycle accurate MC6502 compatible processor in Verilog.☆17Oct 11, 2021Updated 4 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 13 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- Implementation of NIPS2023: Unleashing the Full Potential of Product Quantization for Large-Scale Image Retrieva☆11Nov 12, 2024Updated last year
- A pipeline CPU in Verilog for the Y86 instruction set.☆28Dec 18, 2014Updated 11 years ago
- OpenFPGA☆34Mar 12, 2018Updated 7 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- Parallel Array of Simple Cores. Multicore processor.☆100May 16, 2019Updated 6 years ago
- Verification of an Asynchronous FIFO using UVM & SVA☆11Jun 26, 2025Updated 8 months ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- Releasing open-sourced version of the code used in the paper "Perceptron-based Prefetch Filtering (ISCA 2019)"☆10May 27, 2022Updated 3 years ago
- Windows PE file debugger☆11Aug 30, 2017Updated 8 years ago
- ☆19Feb 12, 2026Updated 2 weeks ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- PE32 binary + W32 payload☆11Jul 23, 2017Updated 8 years ago
- TSDG: An efficient index graph for graph-based nearest neighbor search☆10Jul 14, 2022Updated 3 years ago
- Design and Verification of a Complete Application Specific Integrated Circuit☆12Nov 21, 2016Updated 9 years ago
- Animals classification using CNN☆10Aug 29, 2019Updated 6 years ago
- 2个js日历控件，简单易上手，自适应界面大小☆10Nov 6, 2017Updated 8 years ago
- A CPU Backdoor. Phrack 72☆15Dec 4, 2025Updated 2 months ago
- SPI Master Core clone from OpenCores☆12Oct 4, 2013Updated 12 years ago
- Linux Framebuffer drivers for small TFT LCD display modules☆10May 28, 2014Updated 11 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆12Mar 20, 2020Updated 5 years ago
- ☆11Sep 23, 2024Updated last year
- Bose–Chaudhuri–Hocquenghem Codec☆13Feb 18, 2026Updated last week
- 基于玄铁openc906，搭建最小化SoC系统☆18Apr 7, 2025Updated 10 months ago
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated last year
- A tiny 3-stage RISC-V core written in Chisel.☆16Apr 14, 2023Updated 2 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago