ehao222 / ASIC-design-example-RISC-CPULinks
Base on Synopsys platform using VCS,DC,ICC,PT.
☆12Updated 4 years ago
Alternatives and similar repositories for ASIC-design-example-RISC-CPU
Users that are interested in ASIC-design-example-RISC-CPU are comparing it to the libraries listed below
Sorting:
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- General Purpose AXI Direct Memory Access☆61Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆82Updated 7 years ago
- ☆64Updated 3 years ago
- ☆37Updated 6 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 9 months ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆20Updated last year
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- AXI Interconnect☆53Updated 4 years ago
- Sample UVM code for axi ram dut☆37Updated 3 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆64Updated 4 years ago
- This is the repository for the IEEE version of the book☆74Updated 5 years ago
- Verification IP for APB protocol☆71Updated 4 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆132Updated 7 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆24Updated last year
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆63Updated 2 years ago
- SoC Based on ARM Cortex-M3☆33Updated 5 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆36Updated 2 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆85Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- ☆20Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆48Updated last year