ehao222 / ASIC-design-example-RISC-CPULinks
Base on Synopsys platform using VCS,DC,ICC,PT.
☆12Updated 4 years ago
Alternatives and similar repositories for ASIC-design-example-RISC-CPU
Users that are interested in ASIC-design-example-RISC-CPU are comparing it to the libraries listed below
Sorting:
- General Purpose AXI Direct Memory Access☆61Updated last year
- A verilog implementation for Network-on-Chip☆78Updated 7 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆31Updated 10 months ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆36Updated 3 years ago
- ☆66Updated 3 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆71Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆75Updated 4 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆24Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆84Updated 7 years ago
- SoC Based on ARM Cortex-M3☆34Updated 7 months ago
- Asynchronous fifo in verilog☆37Updated 9 years ago
- ☆39Updated 6 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆64Updated 2 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆24Updated last year
- Implementation of the PCIe physical layer☆59Updated 5 months ago
- AXI4 and AXI4-Lite interface definitions☆99Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆38Updated 5 years ago
- SystemVerilog modules and classes commonly used for verification☆53Updated last month
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Updated 3 years ago
- This is the repository for the IEEE version of the book☆77Updated 5 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆140Updated 7 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆37Updated 3 years ago
- Verification IP for APB protocol☆72Updated 5 years ago
- round robin arbiter☆77Updated 11 years ago
- Design and UVM-TB of RISC -V Microprocessor☆32Updated last year
- PCIE 5.0 Graduation project (Verification Team)☆94Updated last year
- ☆73Updated 9 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆18Updated 4 years ago