ehao222 / ASIC-design-example-RISC-CPULinks
Base on Synopsys platform using VCS,DC,ICC,PT.
☆12Updated 4 years ago
Alternatives and similar repositories for ASIC-design-example-RISC-CPU
Users that are interested in ASIC-design-example-RISC-CPU are comparing it to the libraries listed below
Sorting:
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- ☆34Updated 6 years ago
- ☆60Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- AXI Interconnect☆52Updated 4 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆62Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆37Updated 5 years ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 7 months ago
- ☆20Updated 2 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆20Updated last year
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Two Level Cache Controller implementation in Verilog HDL☆52Updated 5 years ago
- Verification IP for APB protocol☆69Updated 4 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆23Updated 6 months ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆65Updated last year
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- ☆68Updated 9 years ago
- ☆29Updated 5 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆63Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆31Updated last year