nkkav / yosys-examplesLinks
Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)
☆22Updated 4 years ago
Alternatives and similar repositories for yosys-examples
Users that are interested in yosys-examples are comparing it to the libraries listed below
Sorting:
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- A Tiny Processor Core☆113Updated 3 months ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 7 months ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- SoftCPU/SoC engine-V☆55Updated 6 months ago
- Debuggable hardware generator☆70Updated 2 years ago
- Yet Another RISC-V Implementation☆98Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆66Updated 2 years ago
- ☆32Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- Demo SoC for SiliconCompiler.☆61Updated last week
- Spen's Official OpenOCD Mirror☆50Updated 7 months ago
- ☆38Updated 3 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- Mutation Cover with Yosys (MCY)☆87Updated this week
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- 64-bit multicore Linux-capable RISC-V processor☆97Updated 5 months ago
- RISC-V Nox core☆68Updated 2 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Mathematical Functions in Verilog☆95Updated 4 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated last month
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- FPGA tool performance profiling☆102Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Naive Educational RISC V processor☆88Updated 3 months ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago