nkkav / yosys-examplesLinks
Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)
☆22Updated 4 years ago
Alternatives and similar repositories for yosys-examples
Users that are interested in yosys-examples are comparing it to the libraries listed below
Sorting:
- A collection of big designs to run post-synthesis simulations with yosys☆51Updated 10 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆67Updated 3 years ago
- Demo SoC for SiliconCompiler.☆62Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 6 months ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 10 months ago
- Yet Another RISC-V Implementation☆99Updated last year
- SoftCPU/SoC engine-V☆55Updated 9 months ago
- ☆33Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆79Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 6 months ago
- ☆47Updated 2 years ago
- RISC-V Nox core☆71Updated 5 months ago
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Python interface to FPGA interchange format☆41Updated 3 years ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 6 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Updated 4 years ago
- The multi-core cluster of a PULP system.☆111Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆75Updated last month
- A collection of debugging busses developed and presented at zipcpu.com☆42Updated last year
- Naive Educational RISC V processor☆94Updated 2 months ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 6 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago