Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)
☆22Apr 28, 2021Updated 4 years ago
Alternatives and similar repositories for yosys-examples
Users that are interested in yosys-examples are comparing it to the libraries listed below
Sorting:
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- ☆13Dec 31, 2022Updated 3 years ago
- Gate-Level Simulation on a GPU☆10Nov 22, 2016Updated 9 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- Convert C files into Verilog☆21Jan 27, 2019Updated 7 years ago
- Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…☆100Jan 17, 2023Updated 3 years ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 4 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- ☆25Mar 18, 2023Updated 2 years ago
- OpenPiton Design Benchmark☆28Mar 6, 2023Updated 3 years ago
- ☆29Jun 23, 2023Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆85Feb 27, 2026Updated last week
- Pipelined RISC-V CPU☆26Jun 9, 2021Updated 4 years ago
- Simple Python interface for ABC☆29May 19, 2023Updated 2 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆31Jan 17, 2020Updated 6 years ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆39Mar 7, 2025Updated 11 months ago
- Tina's personal website:)☆10Nov 3, 2020Updated 5 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- Source Code for 'Arduino Applied: Comprehensive Projects for Everyday Electronics' by Neil Cameron☆13Aug 11, 2020Updated 5 years ago
- ☆38Jul 11, 2022Updated 3 years ago
- pre-release.☆12Jul 15, 2015Updated 10 years ago
- PyCharm Test Project created from Django default tutorial☆13Sep 23, 2015Updated 10 years ago
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- MobiSys '23, Hawkeye: Hectometer-range Subcentimeter Localization for Large-scale mmWave Backscatter☆14Aug 8, 2023Updated 2 years ago
- A Terraria clone in Python, just for fun☆10Jun 7, 2020Updated 5 years ago
- A linearizability checker for concurrent data structures☆12Aug 3, 2023Updated 2 years ago
- Sequence Planner☆12Nov 17, 2017Updated 8 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- CircuitPython module for interacting with the VL53L1X distance sensor.☆11Oct 29, 2025Updated 4 months ago
- Become an expert C++ programmer by solving real-world programming problems☆10Mar 25, 2019Updated 6 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Interaction Timeline☆12Updated this week
- xDEVS: A cross-platform Discrete EVent System simulator☆14Nov 14, 2025Updated 3 months ago
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆13Jun 26, 2025Updated 8 months ago
- The meat and potatoes behind farosctl☆13Feb 28, 2023Updated 3 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- Copy millions of objects in minutes☆12Oct 21, 2019Updated 6 years ago
- STLink library with WebUSB☆12Jan 2, 2022Updated 4 years ago