Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)
☆22Apr 28, 2021Updated 5 years ago
Alternatives and similar repositories for yosys-examples
Users that are interested in yosys-examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open stadard cell library for open 28nm process☆18Jul 5, 2023Updated 3 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- Python version of tools to work with AIG formatted files☆13May 20, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 7 years ago
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- pre-release.☆12Jul 15, 2015Updated 11 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆16May 17, 2024Updated 2 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- Gate-Level Simulation on a GPU☆10Nov 22, 2016Updated 9 years ago
- Portable library for binary (bi-valued) image processing☆14Jun 12, 2024Updated 2 years ago
- ☆34Jun 23, 2023Updated 3 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆15Jul 31, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog VPI VGA Simulator using SDL☆11Feb 9, 2015Updated 11 years ago
- ☆14Dec 31, 2022Updated 3 years ago
- ☆20Updated this week
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Header only c++ expression parsing library with AST building and GLSL shader generation☆20Jul 1, 2014Updated 12 years ago
- Testfield: T593☆15Apr 27, 2026Updated 4 months ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 3 years ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆19Apr 17, 2021Updated 5 years ago
- Chisel RTL module of a unified ray tracer datapath pipeline. Supports ray-box intersection, ray-triangle intersection, acceleration for …☆16Jul 18, 2026Updated last month
- Open Source Cell Library for Predictive CNFET Technology☆15Mar 12, 2026Updated 5 months ago
- OpenPiton Design Benchmark☆29Mar 6, 2023Updated 3 years ago
- BitGPU is a GPU approach to solve the bitwidth optimization problem in FPGA datapaths.☆11Feb 10, 2017Updated 9 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 12 years ago
- This repo is for synopsys icc2 flow for skywater 130nm PDK☆15Feb 7, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- RTL code of some arbitration algorithm☆17Aug 25, 2019Updated 7 years ago
- Screen Display Simulator written in VHDL and JS☆13Jul 15, 2021Updated 5 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 12 years ago
- ☆27Mar 18, 2023Updated 3 years ago
- Source Code for 'Arduino Applied: Comprehensive Projects for Everyday Electronics' by Neil Cameron☆13Aug 11, 2020Updated 6 years ago