nkkav / yosys-examplesLinks
Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)
☆22Updated 4 years ago
Alternatives and similar repositories for yosys-examples
Users that are interested in yosys-examples are comparing it to the libraries listed below
Sorting:
- Demo SoC for SiliconCompiler.☆61Updated last week
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆84Updated last year
- SoftCPU/SoC engine-V☆54Updated 6 months ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 4 years ago
- Yet Another RISC-V Implementation☆97Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- A Tiny Processor Core☆110Updated 2 months ago
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- Spen's Official OpenOCD Mirror☆50Updated 6 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43Updated 5 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- ☆33Updated 2 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Framework Open EDA Gui☆68Updated 9 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated 2 months ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 7 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- ☆19Updated last year
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- ☆26Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆65Updated 10 months ago