nkkav / yosys-examplesLinks
Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)
☆22Updated 4 years ago
Alternatives and similar repositories for yosys-examples
Users that are interested in yosys-examples are comparing it to the libraries listed below
Sorting:
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 10 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- ☆38Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 9 months ago
- Demo SoC for SiliconCompiler.☆62Updated last month
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- Xilinx Unisim Library in Verilog☆87Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆66Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆68Updated last year
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- SoftCPU/SoC engine-V☆55Updated 8 months ago
- Yet Another RISC-V Implementation☆99Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated last month
- pulp_soc is the core building component of PULP based SoCs☆81Updated 8 months ago
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- A Tiny Processor Core☆114Updated 4 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- ☆33Updated 3 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆66Updated 2 years ago
- ☆20Updated last year
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 5 years ago
- Mutation Cover with Yosys (MCY)☆88Updated 2 weeks ago
- Debuggable hardware generator☆70Updated 2 years ago