nkkav / yosys-examplesLinks
Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)
☆22Updated 4 years ago
Alternatives and similar repositories for yosys-examples
Users that are interested in yosys-examples are comparing it to the libraries listed below
Sorting:
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 10 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Python interface to FPGA interchange format☆41Updated 3 years ago
- Demo SoC for SiliconCompiler.☆62Updated last week
- ☆32Updated 2 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆70Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- ☆20Updated last year
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆75Updated last year
- ☆38Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Open Source PHY v2☆31Updated last year
- A Tiny Processor Core☆114Updated 3 months ago
- ☆24Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- Yet Another RISC-V Implementation☆98Updated last year
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆66Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆122Updated 3 months ago
- Debuggable hardware generator☆70Updated 2 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- KLayout technology files for ASAP7 FinFET educational process☆22Updated 2 years ago