sangjae4309 / gem5-ramulator2View external linksLinks
This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials and configuration, you can run simulations in gem5 backed by the detailed timing and behavior modeling of Ramulator2.
☆13Jun 7, 2025Updated 8 months ago
Alternatives and similar repositories for gem5-ramulator2
Users that are interested in gem5-ramulator2 are comparing it to the libraries listed below
Sorting:
- A simulator integrates ChampSim and Ramulator.☆19Aug 18, 2025Updated 5 months ago
- DRAM error-correction code (ECC) simulator incorporating statistical error properties and DRAM design characteristics for inferring pre-c…☆10Dec 7, 2023Updated 2 years ago
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆13Apr 1, 2021Updated 4 years ago
- RISCV Gem5 simulator flow for Architetture dei Sistemi di Elaborazione☆30Nov 5, 2025Updated 3 months ago
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated 8 months ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Jan 2, 2022Updated 4 years ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆124May 3, 2025Updated 9 months ago
- ☆22Nov 3, 2025Updated 3 months ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Oct 9, 2020Updated 5 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆29Jul 29, 2020Updated 5 years ago
- ☆11Dec 19, 2021Updated 4 years ago
- Fork of main gem5 repo: https://gem5.googlesource.com/public/gem5/☆24Updated this week
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆81Jan 17, 2026Updated 3 weeks ago
- A fast and scalable x86-64 multicore simulator☆31Mar 16, 2021Updated 4 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆33Oct 18, 2025Updated 3 months ago
- ☆13Jan 8, 2020Updated 6 years ago
- ☆12Aug 26, 2022Updated 3 years ago
- gem5 Tips & Tricks☆71Feb 25, 2020Updated 5 years ago
- ☆33Apr 8, 2020Updated 5 years ago
- Extremely Simple Microbenchmarks☆39May 23, 2018Updated 7 years ago
- Parse data and generate plotting scripts based on plotly.☆11Dec 8, 2025Updated 2 months ago
- Dweb 2FA Client☆13Feb 16, 2024Updated last year
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies…☆11May 15, 2020Updated 5 years ago
- 收集了一些经典的神经网络论文☆12Aug 11, 2024Updated last year
- ☆10Nov 1, 2021Updated 4 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆44Oct 15, 2025Updated 4 months ago
- Collection of my hand-made mods for Balatro.☆16May 16, 2025Updated 8 months ago
- fork of file_parda from bitbucket☆11Jun 27, 2015Updated 10 years ago
- Transformer-based Conditional Generative Adversarial Network for Multivariate Time Series Generation (IWTA - PAKDD2023)☆11May 1, 2023Updated 2 years ago
- ☆11Mar 22, 2022Updated 3 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- An implementation of a quantum neural network built using pyquil.☆11Jun 7, 2019Updated 6 years ago
- ☆14Jul 24, 2025Updated 6 months ago
- ☆10Jun 12, 2023Updated 2 years ago
- ☆12Apr 6, 2025Updated 10 months ago
- DeepGate3 for ICCAD2024☆13May 26, 2025Updated 8 months ago
- ☆14Oct 11, 2024Updated last year