This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials and configuration, you can run simulations in gem5 backed by the detailed timing and behavior modeling of Ramulator2.
☆14Jun 7, 2025Updated last year
Alternatives and similar repositories for gem5-ramulator2
Users that are interested in gem5-ramulator2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simulator integrates ChampSim and Ramulator.☆23Updated this week
- DRAM error-correction code (ECC) simulator incorporating statistical error properties and DRAM design characteristics for inferring pre-c…☆10Dec 7, 2023Updated 2 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆24Oct 9, 2020Updated 5 years ago
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆14Apr 1, 2021Updated 5 years ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆145May 3, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A fast and scalable x86-64 multicore simulator☆31Mar 16, 2021Updated 5 years ago
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated last year
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆15Jul 31, 2024Updated 2 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆43Jan 2, 2022Updated 4 years ago
- RISCV Gem5 simulator flow for Architetture dei Sistemi di Elaborazione☆30Mar 12, 2026Updated 5 months ago
- Fork of main gem5 repo: https://gem5.googlesource.com/public/gem5/☆27Jul 14, 2026Updated last month
- Agent skill for AMD/Xilinx Vitis HLS generation and FPGA design workflows.☆22Updated this week
- Data Structure and Algorithm with C (2021 Spring)☆11Jul 20, 2026Updated 3 weeks ago
- ☆13Jan 8, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆12Mar 22, 2022Updated 4 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆30Jul 29, 2020Updated 6 years ago
- Dweb 2FA Client☆13Feb 16, 2024Updated 2 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆33Apr 29, 2026Updated 3 months ago
- A benchmark for C program verification☆17Feb 22, 2024Updated 2 years ago
- An EDA toolchain for integrated core-memory interval thermal simulations of 2D, 2.5, and 3D multi-/many-core processors☆57Jun 23, 2026Updated last month
- ☆14Mar 4, 2015Updated 11 years ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆93Updated this week
- Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)☆15Nov 20, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Reed Solomon Decoder (204,188)☆12Jul 17, 2014Updated 12 years ago
- IBM Platform-Independent Software Analysis☆15Mar 12, 2018Updated 8 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 4 years ago
- ☆12Nov 25, 2015Updated 10 years ago
- Three address code generator program using lex and yacc for Arithmetic, Assignment, Declarative, if-else and while statements that are si…☆19Nov 28, 2013Updated 12 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- Source code of the processing-in-memory simulator used in the GRIM-Filter paper published at BMC Genomics in 2018: "GRIM-Filter: Fast See…☆11Feb 5, 2018Updated 8 years ago
- gem5 Tips & Tricks☆71Feb 25, 2020Updated 6 years ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆71Jul 22, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆22Nov 3, 2025Updated 9 months ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆14Aug 23, 2024Updated last year
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆46Oct 15, 2025Updated 10 months ago
- A Python/C++ implementation of Quine McCluskey(Tabulation) method.☆12Aug 31, 2018Updated 7 years ago
- ☆13Apr 16, 2022Updated 4 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆57Mar 30, 2026Updated 4 months ago
- ☆17May 9, 2022Updated 4 years ago