huhuikevin / i2c_slaveLinks
fpga i2c slave verilog hdl rtl
☆15Updated 9 years ago
Alternatives and similar repositories for i2c_slave
Users that are interested in i2c_slave are comparing it to the libraries listed below
Sorting:
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- I2C Master and Slave☆37Updated 10 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆17Updated 3 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- ☆38Updated 10 years ago
- PCIE 5.0 Graduation project (Verification Team)☆85Updated last year
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆24Updated 2 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆49Updated 5 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- AXI总线连接器☆105Updated 5 years ago
- ☆74Updated 4 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆62Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Pipeline FFT Implementation in Verilog HDL☆137Updated 6 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- ☆69Updated 9 years ago
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆75Updated 4 years ago
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- Generic AXI to AHB bridge☆17Updated 11 years ago
- ☆31Updated 5 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆94Updated 8 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 8 months ago
- SPI Slave for FPGA in Verilog and VHDL☆214Updated last year