huhuikevin / i2c_slave
fpga i2c slave verilog hdl rtl
☆12Updated 9 years ago
Alternatives and similar repositories for i2c_slave:
Users that are interested in i2c_slave are comparing it to the libraries listed below
- 学习AXI接口，以及xilinx DDR3 IP使用☆36Updated 7 years ago
- FFT implement by verilog_测试验证已通过☆52Updated 8 years ago
- AXI Interconnect☆47Updated 3 years ago
- ☆35Updated 9 years ago
- Step by step tutorial for building CortexM0 SoC☆37Updated 2 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆15Updated last year
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- AHB DMA 32 / 64 bits☆52Updated 10 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆22Updated 9 months ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- I2C Master and Slave☆32Updated 9 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆12Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆57Updated 11 months ago
- Generic AXI to AHB bridge☆16Updated 10 years ago
- SPI interface connect to APB BUS with Verilog HDL☆25Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆46Updated 2 years ago
- AXI总线连接器☆93Updated 4 years ago
- I2C slave Verilog Design and TestBench☆20Updated 5 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- ☆16Updated 2 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- ahb scram controller, design and verification☆27Updated 6 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- APB to I2C☆39Updated 10 years ago
- 基于FPGA的图像处理模块（ 出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆45Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆36Updated 2 years ago
- Cortex M0 based SoC☆70Updated 3 years ago