huhuikevin / i2c_slaveLinks
fpga i2c slave verilog hdl rtl
☆13Updated 9 years ago
Alternatives and similar repositories for i2c_slave
Users that are interested in i2c_slave are comparing it to the libraries listed below
Sorting:
- I2C Master and Slave☆35Updated 9 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆55Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 4 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆27Updated last year
- ☆36Updated 9 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- ☆31Updated 5 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆15Updated 2 years ago
- SPI interface connect to APB BUS with Verilog HDL☆31Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆76Updated last year
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 10 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆18Updated last year
- 视频旋转(2019FPGA大赛)☆34Updated 5 years ago
- I2C slave Verilog Design and TestBench☆23Updated 6 years ago
- AXI Interconnect☆49Updated 3 years ago
- 基于FPGA的FFT☆18Updated 6 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 10 months ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- ☆20Updated 2 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆22Updated 2 years ago
- ☆67Updated 3 years ago