huhuikevin / i2c_slaveLinks
fpga i2c slave verilog hdl rtl
☆14Updated 9 years ago
Alternatives and similar repositories for i2c_slave
Users that are interested in i2c_slave are comparing it to the libraries listed below
Sorting:
- 视频旋转(2019FPGA大赛)☆34Updated 5 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆15Updated 2 years ago
- I2C Master and Slave☆38Updated 10 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- ☆31Updated 5 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆56Updated 3 years ago
- Gigabit Ethernet UDP communication driver☆77Updated 5 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆37Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆78Updated last year
- Interface Protocol in Verilog☆50Updated 5 years ago
- ☆36Updated 9 years ago
- AXI总线连接器☆100Updated 5 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- Pipeline FFT Implementation in Verilog HDL☆122Updated 6 years ago
- ☆67Updated 9 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆22Updated 2 years ago
- ☆72Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆129Updated last year
- ☆10Updated 5 years ago
- APB to I2C☆42Updated 11 years ago
- Cortex M0 based SoC☆73Updated 3 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆19Updated last year
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆131Updated last year
- 基于FPGA的三速以太网UDP协议栈设计☆27Updated last year
- AXI Interconnect☆50Updated 3 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago