huhuikevin / i2c_slaveView external linksLinks
fpga i2c slave verilog hdl rtl
☆16Nov 26, 2015Updated 10 years ago
Alternatives and similar repositories for i2c_slave
Users that are interested in i2c_slave are comparing it to the libraries listed below
Sorting:
- Verilog I2C Slave☆24Aug 11, 2014Updated 11 years ago
- I2C Slave☆14Jul 17, 2014Updated 11 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆49Aug 26, 2017Updated 8 years ago
- I2C slave Verilog Design and TestBench☆27May 9, 2019Updated 6 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- I2C Master and Slave☆38Jul 15, 2015Updated 10 years ago
- clp-ffi-py is a Python library to encode log messages with CLP, and work with the encoded messages using a foreign function interface (FF…☆11Oct 21, 2025Updated 3 months ago
- ☆10Nov 16, 2017Updated 8 years ago
- 一个基于ModBus RTU协议的PLC继电器从站☆11Dec 2, 2015Updated 10 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago
- Polar Decoder☆12Jan 19, 2023Updated 3 years ago
- A Python library to access and program Renesas GreenPak SPLD's.☆10May 21, 2025Updated 8 months ago
- ☆11Jun 6, 2021Updated 4 years ago
- M.2 Key E KiCad footprints☆11Nov 24, 2023Updated 2 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆19Sep 14, 2023Updated 2 years ago
- A simple CANopen stack implemented using C programming language.☆11Apr 23, 2014Updated 11 years ago
- ☆12Jun 9, 2022Updated 3 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆12Sep 7, 2018Updated 7 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- A framework for ysyx flow☆13Oct 31, 2024Updated last year
- Python library for I2C-MP-USB, an USB to I²C interface☆12May 5, 2022Updated 3 years ago
- For the recognition of orange fruit, using edge detection and color detection method. And for this methodology, I used image segmentation…☆14Jun 8, 2021Updated 4 years ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆20Dec 11, 2023Updated 2 years ago
- AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP☆15Nov 9, 2023Updated 2 years ago
- A list Viterbo algorithm for decoding PAC codes with various code constructions/rate-profiles☆11May 6, 2022Updated 3 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13May 28, 2019Updated 6 years ago
- Example Codes for Snorkeling in Verilog Bay☆16Sep 9, 2016Updated 9 years ago
- practice configure AHB-Lite bus protocol☆19Mar 11, 2019Updated 6 years ago
- ☆19Sep 12, 2022Updated 3 years ago
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- RTL code of some arbitration algorithm☆15Aug 25, 2019Updated 6 years ago
- ☆21Jan 3, 2026Updated last month
- PCB testing system☆20Feb 2, 2026Updated last week
- Performance and computational analysis of polarization-adjusted convolutional (PAC) codes; Fano decoding algorithm☆17Aug 9, 2022Updated 3 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 11 years ago
- AES☆15Oct 4, 2022Updated 3 years ago