freecores / nova

Related projects: ⓘ

• myriadrf / LimeSDR-PCIe_GW
  Altera Cyclone IV FPGA project for the PCIe LimeSDR board
  ☆34Updated last year
• Elphel / x393_sata
  mirror of https://git.elphel.com/Elphel/x393_sata
  ☆33Updated 4 years ago
• SanjayRai / PCIE_AXI_BRIDGE
  Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices
  ☆29Updated 8 years ago
• aomtoku / hdmi-ts
  hdmi-ts Project
  ☆13Updated 7 years ago
• chiggs / oc_jpegencode
  Fork of OpenCores jpegencode with Cocotb testbench
  ☆42Updated 9 years ago
• CospanDesign / vivado-ip-cores
  IP Cores that can be used within Vivado
  ☆24Updated 3 years ago
• racerxdl / LVDS-7-to-1-Serializer
  An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.
  ☆46Updated 10 years ago
• corundum / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆14Updated last year
• FeldmeierMichael / MIPI_CSI_2
  ☆12Updated last year
• ATaylorCEngFIET / Genesys_ZU_MIPI_PCAM
  Imaging application using MIPI and DisplayPort to process image
  ☆22Updated 4 years ago
• freecores / video_systems
  Video compression systems
  ☆19Updated 10 years ago
• alexforencich / dma-bench
  ☆25Updated 2 years ago
• freecores / bluespec-h264
  Bluespec H.264 Decoder
  ☆11Updated 10 years ago
• shameerpt / sata3_host_controller
  ☆13Updated this week
• ultraembedded / core_usb_bridge
  USB -> AXI Debug Bridge
  ☆33Updated 3 years ago
• Xilinx / hdf-examples
  ☆17Updated last year
• OpenAutomationTechnologies / VHDL_IP-Cores
  ☆13Updated 4 years ago
• iammituraj / FIFOs
  Register-based and RAM-based FIFOs designed in Verilog/System Verilog.
  ☆14Updated last month
• antmicro / openssd-nvme
  ☆13Updated 3 years ago
• themathgeek13 / jpeg_fpga
  Implementation of JPEG Compression on an FPGA
  ☆16Updated 7 years ago
• sh-vlad / FPGA_rtime_HDR_video
  We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.
  ☆31Updated 5 years ago
• lulinchen / jpeg_open
  A hardware MJPEG encoder and RTP transmitter
  ☆36Updated 4 years ago
• ultraembedded / core_usb_fs_phy
  USB Full Speed PHY
  ☆38Updated 4 years ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆52Updated last year
• CospanDesign / nysa-verilog
  Verilog Repository for GIT
  ☆28Updated 3 years ago
• FDU-ME-ARC / NVMeCHA
  ☆12Updated 3 years ago
• forconesi / nfmac10g
  Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC
  ☆60Updated 7 years ago
• bohanw / jpeg_comp_verilog
  JPEG Compression RTL implementation
  ☆9Updated 7 years ago
• furkanturan / lowrisc-zed
  LowRISC port to Zedboard
  ☆12Updated 7 years ago
• Bucknalla / ip_cores
  Verilog IP Cores & Tests
  ☆11Updated 6 years ago