freecores / novaLinks
H.264/AVC Baseline Decoder
☆15Updated 11 years ago
Alternatives and similar repositories for nova
Users that are interested in nova are comparing it to the libraries listed below
Sorting:
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 9 years ago
- mirror of https://git.elphel.com/Elphel/x393☆39Updated 2 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 5 years ago
- Verilog Implementation of Run Length Encoding for RGB Image Compression☆26Updated 4 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆67Updated 8 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆40Updated 2 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆57Updated 3 months ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆54Updated 8 years ago
- Collection of hardware description languages writings and code snippets☆27Updated 10 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32Updated 6 years ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆39Updated 8 years ago
- PCIe DMA Subsystem based on Xilinx XAPP1171☆47Updated 2 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.☆49Updated 11 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- Video Stream Scaler☆40Updated 11 years ago
- ☆91Updated 8 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆19Updated 10 years ago
- ☆35Updated 5 years ago
- an sata controller using smallest resource.☆16Updated 11 years ago
- IP operations in verilog (simulation and implementation on ice40)☆58Updated 5 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆109Updated 6 years ago
- development interface mil-std-1553b for system on chip☆22Updated 7 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago