freecores / nova
H.264/AVC Baseline Decoder
☆15Updated 10 years ago
Alternatives and similar repositories for nova:
Users that are interested in nova are comparing it to the libraries listed below
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆17Updated 8 months ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 4 years ago
- IP Cores that can be used within Vivado☆25Updated 3 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆62Updated 8 years ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 3 months ago
- ☆20Updated 4 years ago
- An Ethernet MAC conforming to IEEE 802.3☆21Updated 7 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- Verilog PCI express components☆22Updated last year
- Extensible FPGA control platform☆60Updated 2 years ago
- Video compression systems☆23Updated 10 years ago
- ☆15Updated 3 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Imaging application using MIPI and DisplayPort to process image☆23Updated 5 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆38Updated 2 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- ☆19Updated 4 years ago
- Video Stream Scaler☆40Updated 10 years ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆39Updated 8 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆81Updated 5 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆26Updated 3 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- Computational Storage Device based on the open source project OpenSSD.☆23Updated 4 years ago