freecores / novaLinks
H.264/AVC Baseline Decoder
☆15Updated 11 years ago
Alternatives and similar repositories for nova
Users that are interested in nova are comparing it to the libraries listed below
Sorting:
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 5 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 10 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- mirror of https://git.elphel.com/Elphel/x393☆40Updated 2 years ago
- An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.☆51Updated 12 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆41Updated 3 years ago
- Video compression systems☆24Updated 11 years ago
- PCIe DMA Subsystem based on Xilinx XAPP1171☆48Updated 2 years ago
- Verilog Implementation of Run Length Encoding for RGB Image Compression☆27Updated 4 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆72Updated 8 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 10 years ago
- Small projects intended to run on the Digilent Zybo development board, utilizing PetaLinux on the Zynq's ARM processor.☆23Updated 9 years ago
- Bluespec H.264 Decoder☆12Updated 11 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- turbo 8051☆29Updated 8 years ago
- an sata controller using smallest resource.☆17Updated 11 years ago
- Ethernet MAC 10/100 Mbps☆30Updated 4 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆24Updated 5 years ago
- Verilog Repository for GIT☆35Updated 4 years ago
- Verilog FT245 to AXI stream interface☆29Updated 7 years ago
- ☆14Updated 2 years ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆56Updated 8 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- This repository contains a set of examples of opencl code that can run on the zedboard zynq all programmable soc.☆16Updated 10 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Video Stream Scaler☆40Updated 11 years ago
- Implementation of JPEG Compression on an FPGA☆18Updated 8 years ago