SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.
☆29Sep 4, 2025Updated last year
Alternatives and similar repositories for systemverilog-microarchitecture-challenge-for-ai-2
Users that are interested in systemverilog-microarchitecture-challenge-for-ai-2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog language-oriented exercises☆31Jun 30, 2026Updated 3 months ago
- This repository consists of all chipdev.io practice questions☆34Oct 11, 2023Updated 3 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆16Jul 31, 2024Updated 2 years ago
- ☆28Mar 19, 2021Updated 5 years ago
- FPGA exercise for beginners☆202Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- IP-XACT packaging of Pulpino by pulp-platform.org: https://github.com/pulp-platform/pulpino☆11Dec 11, 2019Updated 6 years ago
- -Designed and Verified a Bus Functional Model of AHB-LITE Protocol from scratch. -Developed Assertion based verification IP to verify the…☆26Dec 9, 2015Updated 10 years ago
- An inhouse RISC-V 32-bits CPU☆22Updated this week
- Implementation of the PCIe physical layer☆64Jul 11, 2025Updated last year
- ☆25Jun 25, 2026Updated 3 months ago
- RTL Design and Verification☆24Jan 4, 2021Updated 5 years ago
- Public RTL Question Bank of MakerCode https://makercode.jixiao-ai.com/☆107Oct 9, 2026Updated last week
- Many peripherals in Verilog ready to use☆41Dec 29, 2024Updated last year
- EECS 470 Final Project☆11Apr 22, 2013Updated 13 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆37Mar 23, 2024Updated 2 years ago
- An MIPS pipelined processor with hazard detection for the course VE370 (FA2020) at UMJI.☆11Dec 28, 2020Updated 5 years ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 10 years ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 7 years ago
- ☆13Dec 1, 2024Updated last year
- Ethernet-MAC System verilog☆12May 28, 2018Updated 8 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆17Mar 8, 2026Updated 7 months ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆45Aug 25, 2026Updated last month
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆43Jun 3, 2020Updated 6 years ago
- I2C slave Verilog Design and TestBench☆27May 9, 2019Updated 7 years ago
- Pequeno R5 (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32IM ISA.☆161Aug 21, 2026Updated last month
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 7 months ago
- ☆45Jul 20, 2023Updated 3 years ago
- ☆11May 3, 2026Updated 5 months ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- PDK for 2nm Technology Node☆159Sep 17, 2026Updated last month
- UCSD CSE240A Project: Branch Predictor☆11Jul 24, 2017Updated 9 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- The memory model was leveraged from micron.☆32Mar 24, 2018Updated 8 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- TUM EI Master Course "SmartCard Lab" at https://www.master.ei.tum.de/?id=125☆14Aug 13, 2015Updated 11 years ago
- Код и данные с ODS Introspect Hackathon'а который проходил в кафе "Райский Пирожок", 19-21 Мая 2017.☆11Aug 10, 2022Updated 4 years ago