verilog-meetup / systemverilog-microarchitecture-challenge-for-ai-2View external linksLinks
SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.
☆22Sep 4, 2025Updated 5 months ago
Alternatives and similar repositories for systemverilog-microarchitecture-challenge-for-ai-2
Users that are interested in systemverilog-microarchitecture-challenge-for-ai-2 are comparing it to the libraries listed below
Sorting:
- An inhouse RISC-V 32-bits CPU☆18Updated this week
- Драйвер OLED дисплеев на чипах SSD1306 или SH1106 для STM32 на HAL с русскими и английскими шрифтами☆12May 18, 2019Updated 6 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆15Nov 24, 2025Updated 2 months ago
- Nix flake for more up-to-date versions of EDA tools☆17Updated this week
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 12 years ago
- Codebase to simulate production code with NS3 using Docker Containers☆10Oct 10, 2019Updated 6 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- Simple Python script to download the entirety of Wikipedia on a weekly basis.☆13May 2, 2025Updated 9 months ago
- Provide user-defined initialization semantics for arithmetic types.☆12Aug 26, 2018Updated 7 years ago
- Automatically take screenshots of comments!☆10Jan 30, 2022Updated 4 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- ☆16Mar 27, 2024Updated last year
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆11Jan 5, 2018Updated 8 years ago
- GitHub Repository for the HW CWE SIG☆16Jan 21, 2026Updated 3 weeks ago
- GNU Guix zephyrRTOS integration☆16Sep 25, 2025Updated 4 months ago
- Building a Computer From Scratch with verilog☆11Feb 6, 2026Updated last week
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 8 months ago
- ☆25Sep 17, 2025Updated 5 months ago
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆13Sep 18, 2025Updated 4 months ago
- microKanren sagittarius/larceny☆11Jun 13, 2015Updated 10 years ago
- ☆14Feb 2, 2026Updated 2 weeks ago
- ☆16May 10, 2019Updated 6 years ago
- BluePill+ GD32 Series, GD32F103CBT6☆11Jun 19, 2022Updated 3 years ago
- TUM EI Master Course "SmartCard Lab" at https://www.master.ei.tum.de/?id=125☆12Aug 13, 2015Updated 10 years ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17May 19, 2025Updated 8 months ago
- ☆10Nov 23, 2015Updated 10 years ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- A tool for quick analysis of data from a serial device.☆15Nov 25, 2024Updated last year
- This is a passion project where I aim to explore the RTL design topics of my interest.☆14May 23, 2025Updated 8 months ago
- ☆16Mar 8, 2025Updated 11 months ago
- Bus Pirate 5 Hardware Documentation☆13May 28, 2025Updated 8 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Aug 3, 2022Updated 3 years ago
- a Chicken Scheme port of the QuickCheck unit test framework☆13May 9, 2020Updated 5 years ago
- Practices related to the fundamental level of the programming language Verilog.☆13Jan 16, 2023Updated 3 years ago
- ☆13Apr 24, 2022Updated 3 years ago
- imported from https://dangerous-prototypes-open-hardware.googlecode.com/svn/branches/pyBusPirate☆15Jul 24, 2020Updated 5 years ago
- ☆15Nov 3, 2025Updated 3 months ago