SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.
☆29Sep 4, 2025Updated last year
Alternatives and similar repositories for systemverilog-microarchitecture-challenge-for-ai-2
Users that are interested in systemverilog-microarchitecture-challenge-for-ai-2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog microarchitecture challenge for AI No.1☆17Aug 6, 2025Updated last year
- This repository consists of all chipdev.io practice questions☆33Oct 11, 2023Updated 2 years ago
- SystemVerilog language-oriented exercises☆32Jun 30, 2026Updated 2 months ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆16Jul 31, 2024Updated 2 years ago
- FPGA exercise for beginners☆189Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- -Designed and Verified a Bus Functional Model of AHB-LITE Protocol from scratch. -Developed Assertion based verification IP to verify the…☆26Dec 9, 2015Updated 10 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆28Sep 2, 2019Updated 7 years ago
- Implementation of the PCIe physical layer☆64Jul 11, 2025Updated last year
- ☆25Jun 25, 2026Updated 3 months ago
- Public RTL Question Bank of MakerCode https://makercode.jixiao-ai.com/☆106Sep 5, 2026Updated 3 weeks ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- An MIPS pipelined processor with hazard detection for the course VE370 (FA2020) at UMJI.☆11Dec 28, 2020Updated 5 years ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 10 years ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Драйвер OLED дисплеев на чипах SSD1306 или SH1106 для STM32 на HAL с русскими и английскими шрифтами☆13May 18, 2019Updated 7 years ago
- BluePill+ GD32 Series, GD32F103CBT6☆11Jun 19, 2022Updated 4 years ago
- PDK for 2nm Technology Node☆149Sep 17, 2026Updated last week
- Official Website of Tesla NIT, Patna☆19Aug 31, 2025Updated last year
- Ethernet-MAC System verilog☆12May 28, 2018Updated 8 years ago
- ☆13Dec 1, 2024Updated last year
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆17Mar 8, 2026Updated 6 months ago
- Projects, Codes, Notes, Fixes and Results for book "Hands-On RTOS with Microcontrollers" by Brian Amos and published by Packt.☆12Mar 15, 2025Updated last year
- ☆11May 3, 2026Updated 4 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆44Aug 25, 2026Updated last month
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆43Jun 3, 2020Updated 6 years ago
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 13 years ago
- I2C slave Verilog Design and TestBench☆27May 9, 2019Updated 7 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 7 months ago
- ☆45Jul 20, 2023Updated 3 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- UCSD CSE240A Project: Branch Predictor☆11Jul 24, 2017Updated 9 years ago
- The memory model was leveraged from micron.☆32Mar 24, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆14Jan 5, 2018Updated 8 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- Код и данные с ODS Introspect Hackathon'а который проходил в кафе "Райский Пирожок", 19-21 Мая 2017.☆11Aug 10, 2022Updated 4 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- Проект для подготовки документации по ЕСПД ГОСТ 19 LaTeX☆13Nov 7, 2025Updated 10 months ago
- Embedded Box, containerized development environments for embedded and FPGA designers☆18Jul 4, 2026Updated 2 months ago