SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.
☆29Sep 4, 2025Updated 11 months ago
Alternatives and similar repositories for systemverilog-microarchitecture-challenge-for-ai-2
Users that are interested in systemverilog-microarchitecture-challenge-for-ai-2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog microarchitecture challenge for AI No.1☆17Aug 6, 2025Updated last year
- This repository consists of all chipdev.io practice questions☆29Oct 11, 2023Updated 2 years ago
- SystemVerilog language-oriented exercises☆29Jun 30, 2026Updated last month
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆15Jul 31, 2024Updated 2 years ago
- ☆27Mar 19, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FPGA exercise for beginners☆186Jul 27, 2026Updated 3 weeks ago
- PDK for 2nm Technology Node☆29Jul 18, 2026Updated last month
- -Designed and Verified a Bus Functional Model of AHB-LITE Protocol from scratch. -Developed Assertion based verification IP to verify the…☆26Dec 9, 2015Updated 10 years ago
- An inhouse RISC-V 32-bits CPU☆21Feb 12, 2026Updated 6 months ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Sep 2, 2019Updated 6 years ago
- Implementation of the PCIe physical layer☆64Jul 11, 2025Updated last year
- RTL Design and Verification☆21Jan 4, 2021Updated 5 years ago
- Many peripherals in Verilog ready to use☆41Dec 29, 2024Updated last year
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An MIPS pipelined processor with hazard detection for the course VE370 (FA2020) at UMJI.☆11Dec 28, 2020Updated 5 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆37Mar 23, 2024Updated 2 years ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 10 years ago
- Official Website of Tesla NIT, Patna☆19Aug 31, 2025Updated 11 months ago
- ☆13Dec 1, 2024Updated last year
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆17Mar 8, 2026Updated 5 months ago
- ☆11May 3, 2026Updated 3 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆43Jun 3, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆42Updated this week
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 13 years ago
- Pequeno R5 (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32IM ISA.☆157Updated this week
- I2C slave Verilog Design and TestBench☆27May 9, 2019Updated 7 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 5 months ago
- ☆45Jul 20, 2023Updated 3 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- UCSD CSE240A Project: Branch Predictor☆11Jul 24, 2017Updated 9 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆16Mar 27, 2024Updated 2 years ago
- The memory model was leveraged from micron.☆31Mar 24, 2018Updated 8 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- TUM EI Master Course "SmartCard Lab" at https://www.master.ei.tum.de/?id=125☆13Aug 13, 2015Updated 11 years ago
- Код и данные с ODS Introspect Hackathon'а который проходил в кафе "Райский Пирожок", 19-21 Мая 2017.☆11Aug 10, 2022Updated 4 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- Embedded Box, containerized development environments for embedded and FPGA designers☆18Jul 4, 2026Updated last month