SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.
☆29Sep 4, 2025Updated last year
Alternatives and similar repositories for systemverilog-microarchitecture-challenge-for-ai-2
Users that are interested in systemverilog-microarchitecture-challenge-for-ai-2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository consists of all chipdev.io practice questions☆30Oct 11, 2023Updated 2 years ago
- SystemVerilog language-oriented exercises☆30Jun 30, 2026Updated 2 months ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆15Jul 31, 2024Updated 2 years ago
- ☆27Mar 19, 2021Updated 5 years ago
- FPGA exercise for beginners☆187Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- PDK for 2nm Technology Node☆35Jul 18, 2026Updated last month
- An inhouse RISC-V 32-bits CPU☆21Feb 12, 2026Updated 6 months ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆28Sep 2, 2019Updated 7 years ago
- ☆25Jun 25, 2026Updated 2 months ago
- RTL Design and Verification☆21Jan 4, 2021Updated 5 years ago
- Many peripherals in Verilog ready to use☆41Dec 29, 2024Updated last year
- Public RTL Question Bank of MakerCode https://makercode.jixiao-ai.com/☆104Updated this week
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- An MIPS pipelined processor with hazard detection for the course VE370 (FA2020) at UMJI.☆11Dec 28, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆37Mar 23, 2024Updated 2 years ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 10 years ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago
- Ethernet-MAC System verilog☆12May 28, 2018Updated 8 years ago
- ☆13Dec 1, 2024Updated last year
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- Projects, Codes, Notes, Fixes and Results for book "Hands-On RTOS with Microcontrollers" by Brian Amos and published by Packt.☆12Mar 15, 2025Updated last year
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆43Jun 3, 2020Updated 6 years ago
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 13 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 6 months ago
- ☆45Jul 20, 2023Updated 3 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- UCSD CSE240A Project: Branch Predictor☆11Jul 24, 2017Updated 9 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- The memory model was leveraged from micron.☆32Mar 24, 2018Updated 8 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆14Jan 5, 2018Updated 8 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- TUM EI Master Course "SmartCard Lab" at https://www.master.ei.tum.de/?id=125☆13Aug 13, 2015Updated 11 years ago
- ☆22Jul 16, 2020Updated 6 years ago
- Код и данные с ODS Introspect Hackathon'а который проходил в кафе "Райский Пирожок", 19-21 Мая 2017.☆11Aug 10, 2022Updated 4 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- Embedded Box, containerized development environments for embedded and FPGA designers☆18Jul 4, 2026Updated 2 months ago
- ☆22Apr 8, 2025Updated last year
- A PCB based business card using open hardware and free software☆13Sep 10, 2024Updated last year